Patents Represented by Attorney Charles C. H. Charles C. H. Wu & Associates, APC Wu
-
Patent number: 6159808Abstract: A method of forming a dynamic random access memory cell such that the gate conductive layer, the bit line contact, the node contact, the bit line and the node contact plug are all formed using self-aligned processes. By employing the self-aligned method of forming DRAM cell, isolation structures are no longer etched in the process of forming the node contact opening. In addition, the aspect ratio of the node contact opening is reduced and processing window is thereby widened.Type: GrantFiled: November 12, 1999Date of Patent: December 12, 2000Assignees: United Semiconductor Corp., United Microelectronics Corp.Inventor: Shu-Ya Chuang
-
Patent number: 6146955Abstract: A Method for forming a dynamic random access memory device with an ultra-short channel and an ultra-shallow junction is described in the invention. In the invention, the spacer is used as a mask to define the channel length of the device, so that the channel length of the device is not limited by the resolution of the photolithography process, and the performance of the device is improved thereby. Furthermore, an inversion layer serves as a junction to reduce the electric field; thus, the reliability of the device is increased.Type: GrantFiled: November 12, 1999Date of Patent: November 14, 2000Assignees: United Microelectronics Corp., United Semiconductor Corp.Inventor: Robin Lee
-
Patent number: 6133091Abstract: A method of fabricating a lower electrode of a capacitor. A sacrificial multilayer is formed on a semiconductor layer. The sacrificial multi-layer is a stack of alternating first and second sacrificial layers. A patterned first mask layer having a first opening above a conductive plug in the semiconductor substrate is formed on the sacrificial multi-layer. A planar spacer is formed on the sidewall of the first opening. A second mask layer is formed to fill the first opening. The planar spacer and the sacrificial multi-layer thereunder are anisotropically etched until the semiconductor substrate is exposed to form a second opening while using the first mask layer and second mask layer as a mask. The first sacrificial layers exposed by the second opening are isotropically etched to form a plurality of recesses. The second opening and the recesses are filled with a conductive material layer. Finally, the first mask layer, second mask layer, and sacrificial multi-layer are removed.Type: GrantFiled: November 5, 1999Date of Patent: October 17, 2000Assignees: United Silicon Inc., United Microelectronics Corp.Inventors: Tong-Hsin Lee, Hsi-Mao Hsiao, Wen-Shan Wei, Chun-Lung Chen
-
Patent number: 6129231Abstract: A multiple box case for housing audio equipment in both a transport and an operating mode is disclosed. An upper box has six latches extending downward to engage two continuous slider members fastened to a lower box to secure the case in the transport or closed mode. In an open or operating position, the upper box is cantilevered over the rear of the lower box and four of the six latches engage the two slider members in an operator preferred one of a plurality of continuously selectable positions. A safety stop bolt is installed in each slider member so as to preclude unstable positioning of the upper box.Type: GrantFiled: June 17, 1998Date of Patent: October 10, 2000Inventors: John Hsiao, Mario Montano, Alfred R. Navarro
-
Patent number: 6127228Abstract: A method of forming buried bit lines. A silicon-on-insulator (SOI) substrate includes a silicon base layer, a first insulation layer and an epitaxial silicon layer. A shallow trench isolation (STI) layer that contacts the first insulation layer is formed in the epitaxial silicon layer. A trench that penetrates the STI layer and runs deep into the first insulation layer is formed. A buried bit line is formed inside the trench such that the top surface of the buried bit line is located between the upper and the lower surface of the STI layer. A second insulation layer is next formed over the buried bit line such that the top surface of the second insulation layer is at the same level as the top surface of the epitaxial silicon layer. A plurality of word lines and a plurality of source/drain regions are formed over the substrate and in the epitaxial silicon layer.Type: GrantFiled: November 6, 1999Date of Patent: October 3, 2000Assignees: United Silicon Incorporated, United Microelectronics Corp.Inventor: Tong-Hsin Lee
-
Patent number: 6124159Abstract: A method for integrating a high-voltage device and a low-voltage device. A substrate has a high-voltage device region, a low-voltage device region and a scribe region, wherein a patterned insulating layer is formed on the substrate in the high-voltage device region and the scribe region. A grade region is formed in the substrate exposed by the patterned insulating layer in the high-voltage device region. A plurality of protuberances is formed on the substrate exposed by the patterned insulating layer in the high-voltage device region and in the scribe region. The patterned insulating layer and the protuberances are removed to form recesses at locations of the protuberances. A first gate structure and a second gate structure are respectively formed on the substrate between the grade region in the high-voltage device region and on the substrate in the low-voltage device region while using the recesses as alignment marks.Type: GrantFiled: September 2, 1999Date of Patent: September 26, 2000Assignee: United Microelectronics Corp.Inventor: Tung-Yuan Chu
-
Patent number: 6117798Abstract: A method of spin-on-glass planarization. A spin-on-glass layer is formed on a substrate. An accuflo layer with a better fluidity than the spin-on-glass material is formed on the spin-on-glass layer. The accuflo layer and the spin-on-glass layer are etched back by two etching steps with different etching rate. The accuflo layer after being etched is stripped. A dielectric layer is formed.Type: GrantFiled: December 16, 1998Date of Patent: September 12, 2000Assignee: United Microelectronics Corp.Inventors: Cheng-Yu Fang, Chih-Chiang Liu
-
Patent number: 6101728Abstract: A plumb system for construction projects having a laser module embedded within includes a spring or the like device acting as a connecting device to a tripod or the like apparatus for projecting a vertical laser beam to a vertical end point, from the floor to a certain top point. Conversely, a spring or the like device mounted to the opposite end of the laser module of the plumb can be mounted to a certain high point for projecting a top to bottom laser beam for determining an end point at the floor. An optional horizontal base designed to horizontally receive the plumb for projecting a horizontal laser beam. A horizontal level indicator mounted onto the horizontal base can ensure a true horizontal plane. An optional self standing horizontal block can be used to determine the intermediate points of the horizontal laser beam.Type: GrantFiled: January 15, 1998Date of Patent: August 15, 2000Inventor: Hai Lin Keng
-
Patent number: 6093600Abstract: A method of fabricating a dynamic random-access memory (DRAM) device integrates a shallow trench isolation (STI) process and a storage node process into the fabrication of the DRAM device. With a bit line over capacitor (BOC) structure, the capacitor is laid out in parts of the shallow trench isolation structure to increase the surface area of the storage node by using the trench. During the fabrication of the capacitor, a stacked plug used to connect the bit line is formed. The stacked plug used as the interconnection in the circuit region is also formed. An insulating layer is formed to cover the capacitor, and an opening is formed therein to expose the stacked plug. A bit line and an interconnection are formed on the insulating layer to connect with a conducting layer which is located in the stacked plug and contacted with the source/drain regions.Type: GrantFiled: October 29, 1999Date of Patent: July 25, 2000Assignees: United Silicon, Inc., United Microelectronics Corp.Inventors: Terry Chung-Yi Chen, Tong-Hsin Lee
-
Patent number: 6080659Abstract: A method to form a better quality of an alignment pattern includes several steps, first starts from forming a polysilicon layer on a semiconductor substrate. Next, most of a central portion of the polysilicon layer is removed to expose the substrate. Then, an oxide layer is formed over the substrate and is patterned to form an opening, which exposes the substrate. A W layer is deposited over the substrate and is planarized by WCMP process to form a W plug inside the opening. A metal layer is formed over the substrate. The alignment mark pattern is formed on the metal layer.Type: GrantFiled: November 13, 1998Date of Patent: June 27, 2000Assignee: United Microelectronics Corp.Inventors: Chia-Chen Chen, Shih-Che Wang
-
Patent number: 6080663Abstract: A dual damascene process is provided. A dielectric layer is formed on a substrate having a conductive region. The dielectric layer is selectively doped to form a doped region aligned over the conductive region. The doped region, the dielectric layer underlying the doped region, and another part of the undoped dielectric layer are etched until the conductive region is exposed, so that a dual damascene opening exposing the conductive region and a trench are formed, wherein the dual damascene opening comprising a upper trench and a lower via hole. The dual damascene opening and the trench are filled with a conductive layer.Type: GrantFiled: November 13, 1998Date of Patent: June 27, 2000Assignee: United Microelectronics Corp.Inventors: Chih-Rong Chen, Wen-Yuan Huang