Abstract: Some embodiments of the present invention include selectively inducing back side stress opposite transistor regions to optimize transistor performance.
Type:
Grant
Filed:
September 24, 2004
Date of Patent:
May 13, 2008
Assignee:
Intel Corporation
Inventors:
Gilroy J. Vandentop, Rajashree Baskaran