Abstract: A particular SRAM cell power scheme is disclosed. It ensures that overall chip power is reduced, by eliminating power contributed by defective memory array cells. The VSS path to the 6T memory cell is controlled via NMOS transistors. A VSS Enable (VSSEN) circuit is used to decode which block has a defect. Further, the VSSEN signal can be used to selectively disable a defective cell, or block of cells, by cutting the VSS path via turning off the NMOS transistor, in the normal cell region, and the VSSEN signal can be used to selectively enable a redundant cell, or block of cells, by turning on the VSS path via turning on the NMOS transistor, in the redundant cell region.
Type:
Grant
Filed:
November 14, 2001
Date of Patent:
November 4, 2003
Assignee:
Etron Technology, Inc.
Inventors:
Tah-Kang Joseph Ting, Bor-Doou Rong, Shi-Huei Liu