Abstract: The present analog invention is related to a unified digital architecture comprising logic transmitter portions and logic receiver portions. A unified serial link system and method for transmitting digital data across wired media including a transmitter and a receiver portion is provided, one of the transmitter portion and receiver portion comprising a phase locked loop (PLL) circuit. The PLL circuit comprises a voltage control oscillator, a frequency divider, a phase-frequency detector, a charge pump and a multi-pole loop filter. One embodiment comprises a dual loop PLL having a digital coarse loop and an analog fine loop.
Type:
Grant
Filed:
September 13, 2005
Date of Patent:
November 28, 2006
Assignee:
International Business Machines Corporation
Inventors:
Hayden Clavie Cranford, Jr., Stacy Jean Garvin, Vernon Roberts Norman, Paul Alan Owczarski, Martin Leo Schmatz, Joseph Marsh Stevens
Abstract: A field programmable gate array is described for use in a semiconductor chip such as a VLSI chip. The array is provided with variable wire-through porosity to allow for optimum chip-level routing through the array. This is achieved by dividing the array into blocks which can be individually assessed for required porosity. Then blocks that have been prefabricated with differing porosities are placed in the macro to optimize local chip level routing. The routing of wires is determined by developing a chip floor plan to include early timing allocation and a proposed placement of the array. The floor plan is then overlaid with critical logical wiring nets. From this, an initial selection of blocks is made based on proposed wiring density, and the macro is assembled with the blocks strategically placed therein. The procedure is likewise applicable to other types of densely obstructed cores embedded with a chip.
Type:
Grant
Filed:
December 9, 2003
Date of Patent:
September 12, 2006
Assignee:
International Business Machines Corporation
Inventors:
Christopher B. Reynolds, Sebastian T. Ventrone, Angela Weil