Abstract: In a sequential-access memory device having storage registers located at consecutively addressable rows, data are accessed from odd and even banks by enabling consecutive rows during a common read cycle. In particular, by coupling data lines separately to odd and even register rows in the memory device, data may be accessed selectably from consecutive register rows with reduced access time.