Patents Represented by Attorney Hitt Gaines & Boisbrun, P.C.
-
Patent number: 6904586Abstract: An integrated circuit (IC) and a method of manufacturing an integrated circuit suited for a particular application. In one embodiment, the IC includes at least two interfaces, a field-programmable gate array (FPGA) and a programmable gate array (PGA). The FPGA has a configuration memory associated therewith and is coupled to the at least two interfaces for communicating data therebetween. The PGA is coupled to and configured to cooperate with the FPGA to adapt the IC to a particular surrounding environment.Type: GrantFiled: March 25, 2002Date of Patent: June 7, 2005Assignee: LSI Logic CorporationInventors: Majid Bemanian, William D. Scharf, Bruce L. Entin
-
Patent number: 6813704Abstract: For use in an instruction queue having a plurality of instruction slots, a mechanism for queueing and retiring instructions. In one embodiment, the mechanism includes a plurality of tag fields corresponding to the plurality of instruction slots, and control logic, coupled to the tag fields, that assigns tags to the tag fields to denote an order of instructions in the instruction slots. In addition, the mechanism includes a tag multiplexer, coupled to the control logic, that changes the order by reassigning only the tags.Type: GrantFiled: December 20, 2001Date of Patent: November 2, 2004Assignee: LSI Logic CorporationInventor: Hung T. Nguyen
-
Patent number: 6745314Abstract: A circular buffer control circuit, a method of controlling a circular buffer and a digital signal processor (DSP) incorporating the circuit or the method. In one embodiment, the circuit includes: (1) address calculation logic, having multiple datapaths, that calculates, from data regarding a buffer operation, an updated address result therefor and (2) modification order determination circuitry, coupled in parallel with the address calculation logic, that transmits a memory access request and the updated address result in an order that is based on whether the buffer operation is pre-modified or post-modified.Type: GrantFiled: November 26, 2001Date of Patent: June 1, 2004Assignee: LSI Logic CorporationInventor: Shannon A. Wichman
-
Patent number: 6552572Abstract: A clock gating cell and a method of manufacturing the same. In one embodiment, the clock gating cell includes: (1) gate signal and clock signal inputs configured to receive gate enable and clock input signals, respectively, and (2) a gated clock signal output configured to generate a gated clock signal that is a function of states of the gate enable and clock signals, the clock gating cell treated as an atomic entity in a cell library.Type: GrantFiled: October 24, 2001Date of Patent: April 22, 2003Assignee: LSI Logic CorporationInventors: Cyrus C. Cheung, Keith D. Au
-
Patent number: 6542686Abstract: The present invention provides an optoelectronic device and a method of manufacture therefor, that prevents dopant diffusion and controls the dopant concentration therein. The optoelectronic device includes an active region formed over a substrate, and an interface barrier layer and barrier layer located over the active region. The optoelectronic device further includes an upper cladding layer located over the interface barrier layer and the barrier layer. In an exemplary embodiment of the invention, the interface barrier layer is an indium phosphide interface barrier layer and the barrier layer is an indium gallium arsenide phosphide barrier layer.Type: GrantFiled: August 25, 2000Date of Patent: April 1, 2003Assignee: Lucent Technologies Inc.Inventors: Michael Geva, Claude Lewis Reynolds, Jr., Lawrence E. Smith
-
Patent number: 6528389Abstract: This invention comprises an improved method of planarizing, an integrated circuit formed onto a semiconductor substrate and the planarized semiconductor substrate. Improved planarity is accomplished through the use a first and second stop layer separated by a filler layer. A first stop layer is used to define active and trench regions. A filler layer is then applied over the surface of the substrate and a second stop layer is applied on top of the filler layer. The second stop layer is patterned through etching. The pattern etched into the second stop layer is used to control chemical mechanical polishing that planarizes the surface. Patterns can be a reverse image of an active mask or a continuous pattern. In addition CMP can be used to create a condition of equilibrium planarity before the second stop layer is applied. The stop layers can comprise polysilicon, silicon nitride, or another material that is harder than a dielectric oxide material used as filler material.Type: GrantFiled: December 17, 1998Date of Patent: March 4, 2003Assignee: LSI Logic CorporationInventors: Derryl D. J. Allman, John W. Gregory
-
Patent number: 6518742Abstract: A system for, and method of, analyzing a forced or unforced oscillator. In one embodiment the system includes: (1) a transformation circuit that transforms a frequency-modulated waveform representing an output of the oscillator into a function based on at least two time scales and (2) a numeric analyzer, associated with the transformation circuit, that warps at least one of the at least two time scales and thereafter numerically analyzes the function to determine a frequency thereof.Type: GrantFiled: October 29, 1999Date of Patent: February 11, 2003Assignees: Lucent Technologies Inc., The Regents of the University of CaliforniaInventors: Onuttom Narayan, Jaijeet S. Roychowdhury
-
Patent number: 6517893Abstract: A printed wiring board (PWB) and a method of manufacturing the same. In one embodiment, the PWB includes: (1) a substrate having a conductive trace located thereon and (2) a multi-purpose finish including palladium alloy where palladium is alloyed with cobalt or a platinum group metal and is located on at least a portion of the conductive trace, which forms both a non-contact finish and a contact finish for the PWB.Type: GrantFiled: August 28, 2001Date of Patent: February 11, 2003Assignee: Lucent Technologies Inc.Inventors: Joseph A. Abys, Chonglun Fan, Brian T. Smith, Bruce F. Stacy, Chen Xu
-
Patent number: 6516306Abstract: Model checking for message sequence charts (MSCs), message sequence chart graphs and hierarchical message sequence chart graphs (HMSCs) is provided. To verify the behavior of a given MSC, MSC graph and HMSC, a specification automaton is constructed. This specification automaton specifies the undesirable executions of the model under analysis. From the model under analysis, linearizations are defined from the model and a finite test automaton is constructed from the linearizations. The test automaton and the specification automaton are combined and it is determined whether there is an execution in the intersection. Where no state in the specification automaton is reachable from the test automaton, the model is verified.Type: GrantFiled: August 17, 1999Date of Patent: February 4, 2003Assignee: Lucent Technologies Inc.Inventors: Rajeev Alur, Mihalis Yannakakis
-
Patent number: 6471865Abstract: The present invention provides a solvent exchange column for continuously exchanging styrene monomer with the solvent used to produce polybutadiene and a method of use therefor. The solvent exchange column includes an exchange plate support structure coupled to and supporting spaced apart exchange plates, wherein each of the exchange plates has holes located therein to allow a passage of fluid therethrough. The solvent exchange column further includes a vapor ventilation system for allowing the volatized solvent to exit the solvent exchange column.Type: GrantFiled: October 25, 2000Date of Patent: October 29, 2002Assignee: Fina Technology, Inc.Inventors: J. Todd Reaves, Aron T. Griffith, Jose M. Sosa, Douglas Berti, Brad Klussmann
-
Patent number: 6437615Abstract: A loop filter, method of generating a control signal and a phase-locked loop circuit employing the loop filter or the method. In one embodiment, the loop filter includes a capacitor having a charge rate proportional to a current therethrough and configured to provide an output signal therefrom. The loop filter also includes a current bypass circuit, coupled to the capacitor, configured to reduce the current through the capacitor and thereby reduce the charge rate of the capacitor.Type: GrantFiled: September 13, 2001Date of Patent: August 20, 2002Assignee: LSI Logic CorporationInventor: Casimiro A. Stascausky