Patents Represented by Attorney, Agent or Law Firm James Harrison
  • Patent number: 8260431
    Abstract: The pet training device comprises a handheld wireless command module, a wireless receiver module connected to an adjustable collar assembly. The wireless command module is used to select a stimulation mode, stimulation duration, a Jump mode, a Rise mode, and a stimulation intensity level through the used of one-touch digital switches located on the device front panel. The selected functions are displayed on an LCD. The stimulation commands are transmitted to the wireless receiver module where they are demodulated into control signals that trigger a shock, a beep, a vibration, or a combination thereof. When the wireless receiver is placed in the no-bark mode, the wireless receiver module will generate a shock when triggered by a bark sensor. A Jump mode is provided to instantly increase stimulation from a currently defined level. A Rise mode is provided to gradually and continuously increase the stimulation level.
    Type: Grant
    Filed: February 14, 2007
    Date of Patent: September 4, 2012
    Assignee: DT Systems, Inc.
    Inventors: Joon S. Kim, Bryant Y. Kim
  • Patent number: 7505541
    Abstract: The multi-mode phase and data detector includes a phase detector and a charge pump. A plurality of latching blocks clocked on complimentary phases of a feedback signal produces a plurality of phase and transition signals. Based on a selectable bias level, latched comparators in the latching blocks operate to detect the multi-level input data signal as it crosses a plurality of threshold levels. Logic within the multi-mode phase and data detector selects subsets of exclusive OR gates from sets of exclusive OR gates and subsets of the latching comparators to place the multi-mode phase and data detector in one of a PAM-4, NRZ, or PRML mode of operation. The logic further selects subsets of latched comparators from the plurality of parallel coupled latches to further define the mode of operation of the multi-mode phase and data detector.
    Type: Grant
    Filed: April 5, 2005
    Date of Patent: March 17, 2009
    Assignee: Xilinx, Inc.
    Inventors: Brian T. Brunn, Firas N. Abughazaleh
  • Patent number: 7496155
    Abstract: A clock recovery circuit includes a crossover adjustment circuit operable to adjust a crossover point to adjust a corresponding duty cycle. The adjustment circuit comprises a feedback adjustment combining element which is implemented as summing elements and a crossover point control clock amplifier, an operational amplifier with a resistor in place of a low pass filter at an input of the operational amplifier and feedback driver. The summing element within the feedback adjustment combining element combines input clocks with feedback signals, the crossover point control clock amplifier includes adjustment driver, the two cross coupled PMOS along with the resistor connected between them, reshape input clocks, adjust cross over point and provide output clocks with DCD corrected. A modified Miller capacitor comprising a resistor in series with a capacitor across a drain and gate of a cascode transistor pair is utilized in an output stage to adjust corner frequencies.
    Type: Grant
    Filed: September 16, 2005
    Date of Patent: February 24, 2009
    Assignee: Xilinx, Inc.
    Inventors: Jinghui Lu, Yiqin Chen
  • Patent number: 7493095
    Abstract: A device and a method for processing high data rate serial data includes circuitry for recovering a clock based on the high data rate input data stream. A transceiver includes a coarse loop of a phase-locked loop that selectively provides a clock having accuracy that is within a specified amount. In a sample mode of operation, only the coarse loop PLL is coupled to provide an error signal from which an oscillation signal and clock may be derived. In a second mode (lock) of operation, the transceiver may lock to the received serial data stream by coupling the fine loop PLL to provide an adjusted error signal. In a third mode of operation, (automatic) the transceiver initially performs coarse loop calibration by de-coupling the fine loop PLL and coupling the coarse loop PLL until a steady state has been reached.
    Type: Grant
    Filed: April 25, 2007
    Date of Patent: February 17, 2009
    Assignee: Xilinx, Inc.
    Inventors: Jerry Chuang, William C. Black, Scott A. Irwin
  • Patent number: 7426235
    Abstract: Circuitry for equalizing a high data rate serial data stream that receives low frequency and high frequency test tones, accurately measures an amount of attenuation experienced by the high frequency test tone in relation to the low frequency test tone, and accordingly, produces equalization data that results in a corresponding amount of equalization or pre-emphasis being added to an outgoing signal. More specifically, however, the present invention includes both open loop and closed loop systems for equalizing or adding pre-emphasis to a signal with attenuation. In the open loop transceiver system, a presumption is made that an amount of attenuation in both the outgoing and ingoing directions are equal. In the closed loop transceiver system, a receiver determines an amount of equalization and produces the equalization data to a remote transceiver.
    Type: Grant
    Filed: October 15, 2004
    Date of Patent: September 16, 2008
    Assignee: Xilinx, Inc.
    Inventors: Stephen D. Anderson, David E. Tetzlaff, Michael J. Gaboury, Matthew L. Bibee
  • Patent number: 7406118
    Abstract: A programmable logic device includes a plurality of programmable multi-gigabit transceivers, programmable logic fabric, and a control module. Each of the plurality of programmable multi-gigabit transceivers is individually programmed to a desired transceiving mode of operation in accordance with a plurality of transceiver settings. The programmable logic fabric is operably coupled to the plurality of programmable multi-gigabit transceivers and is configured to process at least a portion of the data being transceived via the multi-gigabit transceivers. The control module is operably coupled to produce the plurality of transceiver settings based on a desired mode of operation for the programmable logic device.
    Type: Grant
    Filed: September 11, 2003
    Date of Patent: July 29, 2008
    Assignee: Xilinx, Inc.
    Inventors: Eric D. Groen, Charles W. Boecker, William C. Black, Scott A. Irwin, Joseph N. Kryzak, Yiqin Chen, Andrew G. Jenkins, Aaron J. Hoelscher
  • Patent number: 7365568
    Abstract: A circuit board includes a large scale logic device and at least one outrigger device wherein signals having a transmission delay budget that exceed a threshold value are produced to the outrigger device for coupling to circuit devices of the circuit board that are external to the large scale logic device. One embodiment of the invention comprises a plurality of outrigger devices that communicate with the large scale logic device by way of parallel data buses, as well as multi-gigabit transceiver data lines. Logic within the outrigger devices is generally limited to signal routing and transmission logic. The large scale logic device further comprises logic to transmit and receive signals to and from the outrigger devices in a way that is transparent to internal logic of the large scale logic device.
    Type: Grant
    Filed: January 29, 2007
    Date of Patent: April 29, 2008
    Assignee: Xilinx, Inc.
    Inventor: Stephen M. Trimberger
  • Patent number: 7313176
    Abstract: A device and a method for processing high data rate serial data includes circuitry for recovering or generating a clock based with varying amounts of phase noise or jitter based upon a particular application. To achieve the foregoing, regulated and unregulated power are selectively provided to the circuitry for recovering a clock, to the circuitry for generating a transmission clock, and to any other circuitry having different tolerance levels for jitter and phase noise. Each power regulator comprises a current supply module and voltage regulator module. The current supply module provides one of a plurality of selectable output current levels into an output node of the regulator. The voltage regulator module having selectable voltage divider ratios at a first input of a comparator regulates an amount of current the device sinks from the output node to adjust the output voltage.
    Type: Grant
    Filed: September 11, 2003
    Date of Patent: December 25, 2007
    Assignee: Xilinx, Inc.
    Inventor: Eric D. Groen
  • Patent number: 7224951
    Abstract: A device and a method for processing high data rate serial data includes circuitry for recovering a clock based on the high data rate input data stream. A transceiver includes a coarse loop of a phase-locked loop that selectively provides a clock having accuracy that is within a specified amount. In a sample mode of operation, only the coarse loop PLL is coupled to provide an error signal from which an oscillation signal and clock may be derived. In a second mode (lock) of operation, the transceiver may lock to the received serial data stream by coupling the fine loop PLL to provide an adjusted error signal. In a third mode of operation, (automatic) the transceiver initially performs coarse loop calibration by de-coupling the fine loop PLL and coupling the coarse loop PLL until a steady state has been reached.
    Type: Grant
    Filed: September 11, 2003
    Date of Patent: May 29, 2007
    Assignee: Xilinx, Inc.
    Inventors: Jerry Chuang, William C. Black, Scott A. Irwin
  • Patent number: 7224952
    Abstract: Adjustment circuitry in a phase-locked loop (PLL) adjusts a sampling point to any desired location within a bit period of each bit of received high-speed serial data. The adjustment circuitry, responsive to program control, selectively adds current portions to a charge pump error current output thereby adjusting a feedback signal frequency to shift the serial data sampling point. A plurality of current mirror devices is scaled, with respect to a reference current device, to provide ?I current portions. A current control module controls the current portions magnitude and a sign of the current portions. The adjustment circuitry further controls charge pump programmable current sources in order to set a desired operating point of the PLL. The programmable current sources are controlled by a bias voltage and a plurality of selectable serial and parallel coupled resistors.
    Type: Grant
    Filed: July 6, 2006
    Date of Patent: May 29, 2007
    Assignee: Xilinx, Inc.
    Inventors: Charles W. Boecker, Brian T. Brunn
  • Patent number: 7196545
    Abstract: A high frequency latch comprising a latch and a plurality of buffers coupled to peak load circuitry produces a peak response at a desired frequency of operation as well as isolating each high frequency latch output of a plurality of outputs to substantially reduce the effects of a kickback signal coupled into the latch output. The peaked load circuitry comprises selectable resistive elements and selectable capacitive elements coupled as a high pass filter to change the bias on a saturation region MOSFET configured as an active load. The high pass filter produces positive feedback on the saturation region MOSFET to increase the bias at high frequencies thereby producing an increased response at a desired operating frequency.
    Type: Grant
    Filed: March 29, 2004
    Date of Patent: March 27, 2007
    Assignee: Xilinx, Inc.
    Inventors: Eric D. Groen, Charles W. Boecker, William C. Black
  • Patent number: 7187202
    Abstract: A circuit board includes a large scale logic device and at least one outrigger device wherein signals having a transmission delay budget that exceed a threshold value are produced to the outrigger device for coupling to circuit devices of the circuit board that are external to the large scale logic device. One embodiment of the invention comprises a plurality of outrigger devices that communicate with the large scale logic device by way of parallel data buses, as well as multi-gigabit transceiver data lines. Logic within the outrigger devices is generally limited to signal routing and transmission logic. The large scale logic device further comprises logic to transmit and receive signals to and from the outrigger devices in a way that is transparent to internal logic of the large scale logic device.
    Type: Grant
    Filed: September 30, 2004
    Date of Patent: March 6, 2007
    Assignee: Xilinx, Inc.
    Inventor: Stephen M. Trimberger
  • Patent number: 7184511
    Abstract: A data density independent clock and data recovery system includes a lock phase adjust charge pump operably coupled to receive phase information and transition information from a phase detector and to produce a current signal, responsive to the phase information and transition information, to a loop filter that converts the current signal to a control voltage signal operably coupled to a voltage controlled oscillator that produces a clock signal to the phase detector based on the control voltage signal. The lock phase adjust charge pump includes a phase charge pump, a transition charge pump, a programmable DC bias current sink, and two programmable offset bias current sinks. The transition charge pump includes a programmable transition current sink. The control logic operates under external control to adjust the currents conducted by the transition charge pump, the programmable DC bias current sink, and the two programmable offset bias current sinks.
    Type: Grant
    Filed: February 17, 2005
    Date of Patent: February 27, 2007
    Assignee: Xilinx, Inc.
    Inventors: Ahmed Younis, Firas N. Abughazaleh
  • Patent number: 7092689
    Abstract: Adjustment circuitry in a phase-locked loop (PLL) adjusts a sampling point to any desired location within a bit period of each bit of received high-speed serial data. The adjustment circuitry, responsive to program control, selectively adds current portions to a charge pump error current output thereby adjusting a feedback signal frequency to shift the serial data sampling point. A plurality of current mirror devices is scaled, with respect to a reference current device, to provide ?I current portions. A current control module controls the current portions magnitude and a sign of the current portions. The adjustment circuitry further controls charge pump programmable current sources in order to set a desired operating point of the PLL. The programmable current sources are controlled by a bias voltage and a plurality of selectable serial and parallel coupled resistors.
    Type: Grant
    Filed: September 11, 2003
    Date of Patent: August 15, 2006
    Assignee: Xilinx Inc.
    Inventors: Charles W. Boecker, Brian T. Brunn
  • Patent number: 7007121
    Abstract: A bus arbiter controls the bus frequency in a system that includes a plurality of bus masters and a plurality of slaves. The bus frequency is determined according to the internal frequency of the devices that are part of the transaction. Additionally, the bus frequency is set according to the length of the bus between the devices that are a part of the transaction and, correspondingly, the expected amount of impedance there between. As a part of the present invention, a master seeking bus resources to initiate a transaction generates a bus request and a destination address to the bus arbiter so that it may determine a corresponding bus frequency in advance. Thereafter, the bus arbiter sets the bus frequency to a value that corresponds to the transaction that is about to take place thereon. Next, the bus arbiter issues a grant signal to enable the master to use the bus. Each slave device for a transaction then generates or receives sample cycle signals indicating when a signal should be read on the bus.
    Type: Grant
    Filed: February 27, 2002
    Date of Patent: February 28, 2006
    Assignee: Xilinx, Inc.
    Inventors: Ahmad R. Ansari, Mehul R. Vashi
  • Patent number: 6996758
    Abstract: A circuit that includes a core device that is embedded within fixed interfacing logic circuitry that, in turn, is embedded in an FPGA fabric. The FPGA fabric may be configured into a test mode of operation to test either the embedded device or fixed logic devices formed within the fixed interfacing logic. While the FPGA is configured in a test mode, test circuitry and communication paths are made present within the fixed interfacing logic circuitry to facilitate the testing. Additionally, the test circuitry comprises isolation circuitry that is formed between various modules and circuits that are to be tested to isolate the device under test and to produce test signals thereto and there from during testing operations.
    Type: Grant
    Filed: November 16, 2001
    Date of Patent: February 7, 2006
    Assignee: Xilinx, Inc.
    Inventors: Nigel G. Herron, Eric J. Thorne, Qingqi Wang
  • Patent number: 6983405
    Abstract: A circuit that includes a core device that is embedded within fixed interfacing logic circuitry that, in turn, is embedded in an FPGA fabric. The FPGA fabric may be configured into a test mode of operation to test either the embedded device or fixed logic devices formed within the fixed interfacing logic. While the FPGA is configured in a test mode, test circuitry and communication paths are made present within the fixed interfacing logic circuitry to facilitate the testing. Additionally, the test circuitry comprises isolation circuitry that is formed between various modules and circuits that are to be tested to isolate the device under test and to produce test signals thereto and therefrom during testing operations.
    Type: Grant
    Filed: November 16, 2001
    Date of Patent: January 3, 2006
    Assignee: Xilinx, Inc.,
    Inventors: Nigel G. Herron, Eric J. Thorne, Qingqi Wang
  • Patent number: 6978708
    Abstract: A bomb deactivator is formed in a self-contained unit that is able to deactivate a bomb by rendering it inert and then, in one embodiment of the invention, by cutting it into a plurality of pieces with a vertically adjustable band saw. The bomb deactivator includes a push shoe for pushing the bomb through a fingered aperture that securely grips the bomb. Moreover, a drill bit assembly is formed to be actually driven by a pneumatic source towards the secured bomb to push it against the fingered aperture to secure it firmly in place and to drill a hole therein while injecting fluid through a telescoping sleeve. The fluid is injected for a period of minutes according to fluid composition and/or according to length of the bomb. Thereafter, once the bomb is certain to have been rendered inert, in one embodiment of the invention, a band saw is used to cut the bomb into multiple pieces.
    Type: Grant
    Filed: July 22, 2004
    Date of Patent: December 27, 2005
    Inventor: George R. Blankenship
  • Patent number: 6956442
    Abstract: A ring oscillator with a plurality of delay stages having selectable active loads for selecting an R-C time constant that defines a delay through the delay stage. The ring oscillator oscillation frequency is a function of the selected R-C time constant, a selectable bias level, and the number of delay stages in the ring oscillator. In one embodiment, a MOSFET device gate-to-source capacitance is used with at least one selectable resistive device to form the R-C time constant. In an alternate embodiment, a plurality of parallel coupled resistive devices and parallel coupled capacitive devices are selectively coupled to the active load circuit to set the delay through the delay stage. The resistive devices are formed to be one of a resistor configured MOSFET device and a traditional resistive element. The capacitive devices are formed to be one of a capacitor configure MOSFET device and a traditional capacitive element.
    Type: Grant
    Filed: September 11, 2003
    Date of Patent: October 18, 2005
    Assignee: Xilinx, Inc.
    Inventors: Eric D. Groen, Charles W. Boecker, William C. Black, Michael J. Gaboury
  • Patent number: 6956923
    Abstract: A high speed phase detector circuit operating at a clock speed equal to one-half an input data rate (i.e. a half-rate clock) provides phase information and transition information from incoming serial data. The high speed phase detector circuit samples the incoming serial data on both the rising edge and falling edge of the half-rate clock to provide equivalent full high speed data rate sampling. The high speed phase detector circuit generates a delay between the phase information and the transition information. The phase information is produced in a first bit period and the transition information is produced in a second bit period relative to the first bit period.
    Type: Grant
    Filed: April 22, 2003
    Date of Patent: October 18, 2005
    Assignee: Xilinx, Inc.
    Inventors: Ahmed Younis, Shahriar Rokhsaz