Abstract: A digital pulse width modulation circuit and method includes a first pulse width clock signal modulated by a second pulse width clock signal that represents a converted analog voltage input. The first and second pulse width signals are provided to a counter that counts to a predetermined gate count, wherein an output pulse width signal is provided that is in proportion to the analog voltage input.