Abstract: A circuit to be used in a power amplifier element to achieve triggered bias control of one or several individual transistors in the amplifier element in relation to their individual tolerances. A control circuit is provided for each transistor, each control circuit being controlled by a common controller and including an integration circuit for suitable balancing of the different individual threshold voltages of each transistor.