Patents Represented by Attorney Kim Kanzaki
-
Patent number: 8024678Abstract: An interface to a dynamically configurable arithmetic unit can include data alignment modules, where each data alignment module receives input variables being associated with one or more arithmetic expressions. The interface can include multiplexers coupled to the data alignment modules, wherein a data alignment module has outputs coupled to a first multiplexer. The first multiplexer can have a selection line and an output coupled to an input port of the dynamically configurable arithmetic unit. The interface can include a second multiplexer having input instructions and the selection line, where each instruction is associated with one of the arithmetic expressions and has an operation to be performed by the dynamically configurable arithmetic unit. The second multiplexer is configurable to provide selected ones of the input instructions to the dynamically configurable arithmetic unit through an output of the second multiplexer responsive to the selection line.Type: GrantFiled: April 1, 2009Date of Patent: September 20, 2011Assignee: Xilinx, Inc.Inventors: Bradley L. Taylor, Arvind Sundararajan, Shay Ping Seng, L. James Hwang
-
Patent number: 7765508Abstract: A method and system for generating from a high-level placement specification the layout and schematic implementation data is disclosed. In addition packaging data and a software model may also be generated. In one embodiment an array of rows and columns is formed on an integrated circuit (IC) in which all elements in a row have the same height and all elements in a column have the same width. This array, which may be displayed in a textual or spreadsheet format, forms the high-level placement specification. A software program of this embodiment converts this high-level placement specification into layout and schematic files that can be used by a commercial CAD tool to produce a file for fabrication.Type: GrantFiled: January 8, 2008Date of Patent: July 27, 2010Assignee: Xilinx, Inc.Inventors: Mark B. Roberts, Scott K. Roberts
-
Patent number: 7757194Abstract: A method and system for generating implementation files from a high level specification are described. In one example, a method for creating a package file for an integrated circuit is described. First, a grid is formed having a plurality of blocks. A height and a width are then determined for each block. At least one bump is placed on a block and a corresponding package pin is assigned to the at least one bump. Finally, the package file is output.Type: GrantFiled: September 19, 2007Date of Patent: July 13, 2010Assignee: Xilinx, Inc.Inventors: Mark B. Roberts, Scott K. Roberts
-
Patent number: 7580924Abstract: A server system for receiving and processing manufacturing data from a plurality of semi-conductor manufacturers is disclosed. The server system includes: a file capture module for receiving the manufacturing data from the plurality of semi-conductor manufacturers; a format conversion module coupled to the file capture module, the format conversion module converting the manufacturing data to a standard database format for storage in a database; a query builder module coupled to a client web browser for interactively changing contents of the client web browser depending upon a plurality of client selections on the client web browser, the query builder module configured to build a final query based on the plurality of client selections; and a report generation module coupled to the database and the query builder module, the report generation module generating a report based on the final query.Type: GrantFiled: November 8, 2005Date of Patent: August 25, 2009Assignee: Xilinx, Inc.Inventors: Christopher Lanseng Ling, Michael Leonard Simmons, Noel John Manicle, Andrew John Flynn
-
Patent number: 7523434Abstract: An exemplary embodiment includes a method that receives a plurality of mathematical expressions having a plurality of input variables. The mathematical expressions can then be parsed, checked for proper syntax and one or more abstract syntax trees can be formed. Next, the input variables are then assigned to input ports of the dynamically configurable arithmetic unit. Then using the parsed mathematical expressions with the assigned input ports, a list of operations to be performed by the dynamically configurable arithmetic unit are determined. And lastly, an interface to the dynamically configurable arithmetic unit is generated using in part the variable-to-input port assignments and the list of operations.Type: GrantFiled: September 23, 2005Date of Patent: April 21, 2009Assignee: Xilinx, Inc.Inventors: Bradley L. Taylor, Arvind Sundararajan, Shay Ping Seng, L. James Hwang
-
Patent number: 7380106Abstract: A method and a system for transferring data between a register in a processor and a point-to-point communications link. More specifically, blocking and non-blocking methods are described to get and put data between a general purpose register of a soft or hard core processor and a queue connected to a point-to-point communications channel. One implementation example is for a Fast Simplex Link multi-processor network.Type: GrantFiled: February 28, 2003Date of Patent: May 27, 2008Assignee: Xilinx, Inc.Inventor: Goran Bilski
-
Patent number: 7349488Abstract: The present invention relates to a system for communicating between two integrated circuits (ICs) or within an IC. The ICs are either on the same circuit boards or on different circuit boards with a common backplane. A first integrated circuit has transmitter circuit that generates frequency shift keying signals using digital data and a second integrated circuit has a receiver circuit for recovering the digital data from the frequency shift keying signals.Type: GrantFiled: April 10, 2003Date of Patent: March 25, 2008Assignee: Xilinx, Inc.Inventors: Michael A. Margolese, James A. Watson
-
Patent number: 7334209Abstract: A method and system for generating from a high-level placement specification the layout and schematic implementation data is disclosed. In addition packaging data and a software model may also be generated. In one embodiment an array of rows and columns is formed on an integrated circuit (IC) in which all elements in a row have the same height and all elements in a column have the same width. This array, which may be displayed in a textual or spreadsheet format, forms the high-level placement specification. A software program of this embodiment converts this high-level placement specification into layout and schematic files that can be used by a commercial CAD tool to produce a file for fabrication.Type: GrantFiled: October 15, 2004Date of Patent: February 19, 2008Assignee: Xilinx, Inc.Inventors: Mark B. Roberts, Scott K. Roberts
-
Patent number: 7315220Abstract: A voltage controlled oscillator (VCO) having a single stage ring-oscillator having both coarse and fine control of the frequency of oscillation is described. In an embodiment the VCO may include a first n-channel latch having a first output and a second output; a first P-channel transistor coupled between a voltage supply and a first VCO output, where a gate of the first P-channel transistor is coupled to the first output of the first n-channel latch; a first programmable resistor circuit coupled between the first VCO output and the first output of the first n-channel latch; and a second n-channel latch coupled to the first VCO output.Type: GrantFiled: January 27, 2006Date of Patent: January 1, 2008Assignee: Xilinx, Inc.Inventors: Moises E. Robinson, Shahriar Rokhsaz, Marwan M. Hassoun, Earl E. Swartzlander, Jr.
-
Patent number: 7314174Abstract: A system for programming configuration memory cells in an integrated circuit. The system includes: a set of data registers, wherein a member of the set has a temporary storage for a fixed number of configuration bits; and a plurality of rows, each row has a plurality of columns, wherein configuration memory cells in a selected column and in a selected row are programmed using the fixed number of configuration bits.Type: GrantFiled: October 22, 2004Date of Patent: January 1, 2008Assignee: Xilinx, Inc.Inventors: Vasisht Mantra Vadi, David P. Schultz, Steven P. Young, Jennifer Wong
-
Patent number: 7284227Abstract: A method and system for generating from a high-level placement specification the layout and schematic implementation data is disclosed. In addition packaging data and a software model may also be generated. In one embodiment an array of rows and columns is formed on an integrated circuit (IC) in which all elements in a row have the same height and all elements in a column have the same width. This array, which may be displayed in a textual or spreadsheet format, forms the high-level placement specification. A software program of this embodiment converts this high-level placement specification into layout and schematic files that can be used by a commercial CAD tool to produce a file for fabrication.Type: GrantFiled: October 15, 2004Date of Patent: October 16, 2007Assignee: Xilinx, Inc.Inventors: Mark B. Roberts, Scott K. Roberts
-
Patent number: 7227375Abstract: A Transmit line driver with selectable pre-emphasis and driver signal magnitudes comprises a primary current driver for setting a primary current level and a pre-emphasis current driver that provides an additional amount of current that is superimposed with or added to the primary current level produced by the primary current driver. The pre-emphasis current has either negative or positive magnitude based upon a pre-emphasis signal logic state. A first current selection module defines a reference signal that is used to select the primary current driver output signal magnitude in a first current mirror, while a second current selection module is used to define a second reference signal that selects a pre-emphasis current driver signal magnitude in a second current mirror. Logic generates a binary signal to both the first and second current selection modules to select the current levels as well as the pre-emphasis signal.Type: GrantFiled: September 1, 2005Date of Patent: June 5, 2007Assignee: Xilinx Inc.Inventors: Eric D. Groen, Charles W. Boecker, William C. Black
-
Patent number: 7161849Abstract: An integrated circuit having an embedded first-in, first-out (“FIFO”) memory system uses an embedded block random access memory (“BRAM”). Counters operate in both the read and write clock domains. A binary adder adds a first selected offset value and to a first pointer address, and the sum is converted to a first gray code value. The first gray code value is compared to a second gray code value that represents a second pointer address. If the first gray code value equals the second gray code value, the output of the comparator is provided to a logic block that produces a status flag (e.g. ALMOST FULL or ALMOST EMPTY) in the correct clock domain.Type: GrantFiled: May 27, 2005Date of Patent: January 9, 2007Assignee: Xilinx, Inc.Inventors: Wayson J. Lowe, Eunice Y. D. Hao, Tony K. Ngai, Peter H. Alfke
-
Patent number: 7143376Abstract: Method and apparatus for design verification with equivalency checking is described. More particularly, an integrated circuit design for a device having programmable logic is obtained, and a test case design having one or more test patterns is obtained to test the integrated circuit design. Memory states for the test patterns are obtained and applied to configure at least a programmable logic portion of the integrated circuit design with at least one test pattern to provide a configured design. Equivalency checking with the at least one test pattern and the configured design may be done to determine if the configured design is functionally equivalent to the at least one test pattern.Type: GrantFiled: March 2, 2004Date of Patent: November 28, 2006Assignee: Xilinx, Inc.Inventor: Robert E. Eccles
-
Patent number: 7138811Abstract: A system for reducing condensation during testing of an integrated circuit is disclosed. An exemplary embodiment includes two seals which close both ends of an enclosed channel formed when the load board is secured to the device tester. Clean dry air with a pressure greater than that of the environment is feed into the enclosed channel and is trapped because of the seals.Type: GrantFiled: July 1, 2005Date of Patent: November 21, 2006Assignee: Xilinx, Inc.Inventors: David M. Mahoney, Mohsen Hossein Mardi
-
Patent number: 7129765Abstract: A clock distribution network having: a main trunk configured to provide a differential clock signal; a plurality of branches coupled to the main trunk for distributing the differential clock signal to a plurality of circuit elements on the integrated circuit; and a plurality of switches coupling the main trunk to the plurality of branches.Type: GrantFiled: April 30, 2004Date of Patent: October 31, 2006Assignee: Xilinx, Inc.Inventors: Vasisht Mantra Vadi, Steven P. Young, Atul V. Ghia, Adebabay M. Bekele, Suresh M. Menon
-
Patent number: 7131077Abstract: Method and System for implementing a Finite State Machine (FSM) using software executed on a processor and having accurate timing information is described, where the accurate timing information is determined without the need to execute the software. An exemplary embodiment includes an IC having an embedded processor and a programmable logic fabric, where part or all of an FSM is implemented using assembly language code stored in a memory, for example, a cache memory, of the embedded processor.Type: GrantFiled: March 28, 2003Date of Patent: October 31, 2006Assignee: Xilinx, INCInventors: Philip B. James-Roxby, Eric R. Keller
-
Patent number: 7126406Abstract: A clock distribution network having: a backbone clock signal line configured to provide a differential clock signal; multiple branches coupled to the backbone clock signal line for distributing the differential clock signal to multiple programmable function elements; a first leaf node coupled to a first branch, where the first leaf node is configured to provide the differential clock signal to a first programmable function element; and a second leaf node coupled to a second branch, where the second leaf node is configured to provide a single ended clock signal derived from the differential clock signal to a second programmable function element.Type: GrantFiled: April 30, 2004Date of Patent: October 24, 2006Assignee: Xilinx, Inc.Inventors: Vasisht Mantra Vadi, Steven P. Young, Atul V. Ghia, Adebabay M. Bekele, Suresh M. Menon
-
Patent number: 7111268Abstract: A method for post-layout timing optimization is disclosed. The method performs timing analysis on a design to obtain timing information such as critical paths and slack values. Incremental placement based on the timing information is performed. A new routed design is generated by applying incremental routing to the result of incremental placement. The routed design is stored if its performance is better than the previous routed design. The above steps are repeated until a predetermined criterion is met.Type: GrantFiled: August 20, 2003Date of Patent: September 19, 2006Assignee: Xilinx, Inc.Inventors: Jason H. Anderson, Sandor S. Kalman, Vinay Verma
-
Patent number: 7095253Abstract: A multi-chip module comprising: a first IC having a first column of tiles, where each tile includes programmable logic; a second IC having a second column of tiles, where the second column is aligned with the first column; and a carrier die having signal lines, where a tile in the first column is directly connected to a tile in the second column via one of the signal lines.Type: GrantFiled: July 21, 2003Date of Patent: August 22, 2006Assignee: Xilinx, Inc.Inventor: Steven P. Young