Patents Represented by Attorney Lisa J. Jorgenson

Find this attorney in the Justia Lawyer Directory

  • Control circuit for resetting a snoop valid bit in a dual port cache tag memory
    Patent number: 5319768
    Abstract: A control circuit for a dual port cache tag memory is used to reset a snoop valid bit for an entry addressed through one of the dual ports. This port snoops a main memory bus, and a cache tag hit which occurs during a write operation to the main memory bus indicates that the snoop valid bit for the addressed entry should be reset. In order to avoid errors in resetting the snoop valid bit, which errors can occur due to signal propagation delay, the control circuit resets the snoop valid bit only after a preselected internal delay period.
    Type: Grant
    Filed: May 1, 1991
    Date of Patent: June 7, 1994
    Assignee: SGS-Thomson Microelectronics, Inc.
    Inventor: Bahador Rastegar