Patents Represented by Attorney, Agent or Law Firm Mendelsohn & Associates, PC
-
Patent number: 7505752Abstract: In one embodiment of the invention, a receiver has two mux circuits, two receiver circuits, and a mixer. The muxes select first and second input signals for the receiver circuits. A p-type transistor in a transmission gate in each mux is connected (i) at its channel nodes between a pad and the mux output and (ii) to receive a control signal at its gate node. Control circuitry for the p-type transistor implements a threshold reduction filter that ensures that a maximum voltage level at the mux output is at least a threshold below the mux's power supply voltage. Based on first and second input signals, the first receiver circuit generates first and second intermediate signals, and the second receiver circuit generates third and fourth intermediate signals. The mixer circuit combines the intermediate signals to generate first and second output signals, wherein the first and second receiver circuits effectively operate over different ranges of common-mode voltages.Type: GrantFiled: July 25, 2005Date of Patent: March 17, 2009Assignee: Lattice Semiconductor CorporationInventors: William B. Andrews, John Schadt
-
Patent number: 7499964Abstract: The present invention enhances the dynamic frequency selection 9DFS) algorithms used in Wireless LANs by adding a channel swapping mechanism. The aim of the traditional DFS algorithm is to dynamically select channels in a wireless LAN in such a way that the best performance is achieved. However, not always the optimal channel selection is achieved. This invention describes an addition to the DFS algorithm in such a way that two APs can decide to swap channels instead of one AP switching to another channel. To avoid the problem of sub-optimal channel selection, a requesting AP sends Swap Requests to other APs in order to sense the willingness of other APs to swap channels with the requesting AP.Type: GrantFiled: May 8, 2002Date of Patent: March 3, 2009Assignee: Agere Systems Inc.Inventors: Patrick Busch, Richa Malhotra
-
Patent number: 7495467Abstract: In one embodiment of the invention, an integrated circuit, such as an FPGA, has one or more programmable termination schemes, each having a plurality of resistive termination legs connected in parallel, and a calibration circuit designed to control each termination scheme for process, voltage, and temperature (PVT) variations. The sense element in the calibration circuit and each resistive leg in each termination scheme has a transistor-based transmission gate connected in series with a non-silicided poly (NSP) resistor. The negative temperature coefficient of resistivity of each NSP resistor offsets the positive temperature coefficient of resistivity of the corresponding transmission gate to provide a temperature-independent sense element and temperature-independent termination legs.Type: GrantFiled: December 15, 2005Date of Patent: February 24, 2009Assignee: Lattice Semiconductor CorporationInventors: Mou C. Lin, William B. Andrews, John A. Schadt
-
Patent number: 7474719Abstract: A processor capable of independently adding a specified level of noise to each different frequency-based channel signal of a composite signal, where the specified levels of noise for at least two channel signals are different. In one embodiment, the processor operates in the digital domain after the composite signal can been channelized using a single set of time-multiplexed circuitry for all channel signals.Type: GrantFiled: June 6, 2005Date of Patent: January 6, 2009Assignee: Andrew LLCInventor: Sridhar Arunachalam
-
Patent number: 7468960Abstract: In one embodiment, a network system has a plurality of access points, wherein each access point can be used for wireless communication with at least one station, wherein each access point can (1) receive a probe signal with either a first or second channel frequency and (2) generate and transmit, in response to the probe signal, a response signal with the first or second channel frequency. At least one access point selects at least one channel frequency for the wireless communication with the at least one station on the basis of at least one response signal received with the first channel frequency as transmitted by any of the other access points and/or at least one response signal received with the second channel frequency as transmitted by any of the other access points.Type: GrantFiled: May 8, 2002Date of Patent: December 23, 2008Assignee: Agere Systems Inc.Inventors: Geert Arnout Awater, Wilhelmus Diepstraten, Adriaan Kamerman
-
Patent number: 7466190Abstract: In one embodiment, a (negative-voltage) charge pump with one or more stages that receives a (high) input voltage and generates a higher-magnitude (negative) output voltage. Each stage has two capacitors for storing charges and two branches that alternate to transmit a higher-magnitude output voltage at every clock half cycle. Each branch has a PMOS transistor and a NMOS transistor. To reduce the effects of back body from the substrate, two transistors are constructed with three wells and two with four wells, where the number of wells per device is dependent upon the substrate type used.Type: GrantFiled: July 24, 2006Date of Patent: December 16, 2008Assignee: Lattice Semiconductor CorporationInventors: Ravindar M. Lall, Moshe Agam, Kazi Habib
-
Patent number: 7463645Abstract: A medium-reservation mechanism improves transmission efficiency in a multiple-channel network that includes stations with limited-selectivity receivers. The mechanism employs a medium-request signal that conveys channel information. In this network, stations check the channel information in the medium-request signal to decide whether or not to comply with the medium-request signal. If the channel information identifies the channel that is close to the channel that the station is presently operating on, the station then complies with the medium-request signal. If the channel information identifies a channel other than the channel that the station is presently operating on, the station ignores the medium-request signal.Type: GrantFiled: January 21, 2005Date of Patent: December 9, 2008Assignee: Agere Systems Inc.Inventors: Wilhelmus Diepstraten, Richard M. van Leeuwen, Leo Monteban
-
Patent number: 7453949Abstract: In a multiple-input, multiple-output (MIMO) system, a receiver is implemented with at least one additional receive path beyond the number of transmit antennas used to transmit the signals (e.g., wireless OFDM signals) received at the receiver. In one embodiment, the additional receive path is used to reduced co-channel interference (CCI) in the recovered OFDM signals. In particular, each receive path applies recursive filtering to generate separate subcarrier signals. A processor converts the separate subcarrier signals from the different receive paths into a first set of subcarrier signals corresponding to each transmitted OFDM signal, where each first set of subcarrier signals has desired signal and possibly CCI. The processor also generates a second set of subcarrier signals corresponding to the CCI. The processor subtracts portions of the second set of subcarrier signals from each first set of subcarrier signals to generate recovered OFDM signals having reduced CCI.Type: GrantFiled: September 28, 2004Date of Patent: November 18, 2008Assignee: Agere Systems Inc.Inventors: Adriaan Kamerman, Isabella Modonesi, Tim Schenk, Xiao-Jiao Tao, Allert van Zelst
-
Patent number: 7435613Abstract: Methods for fabricating robust films across a patterned underlying layer's edges or steps are disclosed. The novel methods diminish the negative effects of electrode steps or edges on the integrity of a membrane. Thus, the methods are particularly applicable to membrane release technology. The height of the step or edge is eliminated or reduced to increase the mechanical integrity of the film.Type: GrantFiled: February 12, 2001Date of Patent: October 14, 2008Assignee: Agere Systems Inc.Inventors: Bradley Paul Barber, Linus Albert Fetter, Harold Alexis Huggins, Ronald Eugene Miller
-
Patent number: 7434138Abstract: A structured interleaving/de-interleaving scheme enables efficient implementation of encoding/decoding based on two-dimensional product codes (2D PC). In one embodiment, an encoder has an integrated architecture that performs structured interleaving and PC coding in an integrated manner in which locations in the interleaved data stream are related to row and column indices for the 2D PC coding based on closed-form expressions. A corresponding decoder implements two-stage low-density parity-check (LDPC) decoding based on the same relationships between locations in the interleaved data stream and row and column indices for the LDPC decoding.Type: GrantFiled: June 27, 2005Date of Patent: October 7, 2008Assignee: Agere Systems Inc.Inventors: Xiaotong Lin, Fan Zhou
-
Patent number: 7433192Abstract: An electronic module has a non-conducting substrate having at least one opening and a die/carrier assembly mounted within the opening in the substrate. The assembly has a conducting carrier and one or more integrated circuit (IC) dies mounted to the carrier. The invention may be implemented as an electronic system comprising a circuit board (CB) and at least one such electronic module mounted to the CB.Type: GrantFiled: February 10, 2005Date of Patent: October 7, 2008Assignee: Agere Systems Inc.Inventors: Timothy B. Bambridge, Juan A. Herbsommer, Osvaldo Lopez, Joel M. Lott, Hugo F. Safar, Thomas H. Shilling
-
Patent number: 7429875Abstract: A logic circuit is disclosed that is tolerant of logic signals with voltages different from the voltage of the logic circuit power supply. In one embodiment, the logic circuit has an inverting amplifier therein, the amplifier having at least one input and an output and is powered by the power supply. A first transistor, in responsive to the output of the amplifier, biases the input of the amplifier to assure substantially no static current flows through the amplifier when a logic-low is present on the amplifier output. A second transistor couples at least one logic input of the logic circuit to the input of the amplifier. In one embodiment, the second transistor impedes static current flow from the first transistor, through the second transistor, to the logic input. Various other embodiments of the logic circuit include a latch/flip-flop, multiplexer, and a complex logic gate.Type: GrantFiled: December 13, 2006Date of Patent: September 30, 2008Assignee: Lattice Semiconductor CorporationInventors: Larry R. Fenstermaker, Harold Scholz
-
Patent number: 6526029Abstract: A receiver scans through two different search windows to detect a received signal: a first search window and a second search window. The timing of the second search window is adjusted after every processing cycle to follow the detected signal, while the timing of the first search window remains fixed. If the timing of the detected signal remains relatively constant for a sufficient period of time, then the timing of both the first search window and the second search window are adjusted based on the timing of the most recently detected signal. In this way, the receiver can continue to detect the received signal, even when the timing of the received signal varies greatly over time, without necessarily changing the first search window.Type: GrantFiled: April 24, 1998Date of Patent: February 25, 2003Assignee: Lucent Technologies Inc.Inventor: Lizhi Zhong
-
Patent number: 6507572Abstract: A back haul architecture enables efficient primary transfer (i.e., transfer of the designation of primary base station from one base station to another). A frame selection/distribution (FSD) function queues packets of forward-link data—to which sequence numbers have been assigned—for packet-mode transmission over the back haul only to one base station—the current primary base station—where the packets are again queued for over-the-air transmission to the mobile unit. If and when it becomes appropriate to transfer the designation of primary base station to another base station, there may still be packets of data queued at the old primary base station awaiting transmission to the mobile unit. The old primary base station sends a message to the new primary base station indicating a particular sequence number that identifies the remaining packets of forward-link data queued at the old primary base station.Type: GrantFiled: June 11, 1999Date of Patent: January 14, 2003Assignee: Lucent Technologies Inc.Inventors: Sarath Kumar, Sanjiv Nanda, Harvey Rubin, Stanislav Vitebskiy
-
Patent number: 6493443Abstract: A technique for bridging the gap between an initial call and a return call by using network capabilities to capture the caller's information and by providing efficacious means for reaching the caller at a later time. The subscribed user, i.e., the called party, is provided with an opportunity to access a self-generating return call list which stores the names and the telephone numbers of the callers who could not speak to the subscribed user e.g., the subscribed user was not available to answer within a predetermined number of rings or was busy with another call. In addition, the system may be configured to create entries in the return call list for all incoming calls to the subscribed user, irrespective of whether the incoming calls were answered or not. The subscribed user may at any time access the return call list, either from his own telephone or some other DTMF telephone set.Type: GrantFiled: March 7, 2000Date of Patent: December 10, 2002Assignee: Lucent Technologies Inc.Inventors: Daniel S. Furman, David P. Silverman
-
Patent number: 6434367Abstract: In a wireless communications system, a base station transmits power control signals (e.g., the power control bits of a power control sub-channel) to a mobile using a forward-link channel that is decoupled from all other signals transmitted from that base station to that mobile. For example, the decoupled forward-link channel may be a common power control channel. The mobile then uses the power control signals received in the decoupled forward-link channel to control its power level for transmitting one or more reverse-link channels to the base station. The ability of base stations to use decoupled forward-link channels in order to transmit their power control signals to a mobile enables a mobile to operate with different active sets for the forward and reverse links. This enables forward-link data traffic to be implemented using a simplex mode, even when the mobile is operating in soft handoff in the reverse link.Type: GrantFiled: June 11, 1999Date of Patent: August 13, 2002Assignee: Lucent Technologies Inc.Inventors: Sarath Kumar, Quinn Li, Xiao C. Wu
-
Patent number: 6421350Abstract: The present invention provides a network terminating unit configured to receive communication signals associated with a packet telephony system and modify said signals to maintain the quality of service of a data network associated with the packet telephony system at or below a certain level of quality of service independent of the traffic load of the data network.Type: GrantFiled: September 30, 1997Date of Patent: July 16, 2002Assignee: Lucent Technologies Inc.Inventors: Edward Stanley Szurkowski, William Philip Weber, Jr.
-
Patent number: 6418148Abstract: Bursts of additional bandwidth (e.g., one or more supplemental channels or a channel having variable bandwidth) is assigned to users (e.g., high-speed data users) in a cellular telecommunication system. A request for assignment of additional bandwidth may be an initial request, a continuation request for an on-going burst, or a retry request after a previously rejected request. In any case it is determined whether to grant or reject the request. If the request is rejected, instructions are given to submit a retry request after a specified backoff time. The present invention may be implemented using either an asynchronous approach or a synchronous approach. According to the asynchronous approach, all requests are handled asynchronously. According to the synchronous approach, initial requests are handled asynchronously, but continuation requests and retry requests are handled synchronously at epoch times that coincide with specific time slots.Type: GrantFiled: July 23, 1998Date of Patent: July 9, 2002Assignee: Lucent Technologies Inc.Inventors: Sarath Kumar, Sanjiv Nanda, Stanislav Vitebskiy
-
Patent number: 6415384Abstract: Hardware-software co-synthesis is the process of partitioning an embedded system specification into hardware and software modules to meet performance, power, and cost goals. Embedded systems are generally specified in terms of a set of acyclic task graphs. According to one embodiment, a co-synthesis algorithm, called CRUSADE, starts with periodic task graphs with real-time constraints and produces a low-cost heterogeneous distributed embedded system architecture meeting these constraints. CRUSADE addresses the co-synthesis of dynamically reconfigurable architectures. Fault-tolerant distributed embedded systems can offer high performance as well as dependability (reliability) and availability to meet the needs of critical real-time applications. The present invention can be easily extended to address the needs of fault-tolerant systems.Type: GrantFiled: September 10, 1999Date of Patent: July 2, 2002Assignee: Lucent Technologies Inc.Inventor: Bharat P. Dave