Abstract: A pipeline AD converter comprising a cascade of AD-converter stages, whereby the sampling noise generated by a former stage of the cascade is AD-converted by the next stage in the cascade and the digital signals of the stages are combined to generate an error-reduced digital representation of the analog input signal. Applying the input signal to a synchronous ?? modulator and to an asynchronous ?? modulator and comparing the output signals of the ?? modulators generates the sampling noise.