Abstract: A memory cell including two switching devices, a bit line and a word line. The first switching device has an enable input. The second switching device is configured to store a charge, which deactivates the second switching device. The bit line is coupled to the first switching device. The first switching device is coupled to second switching device. The word line is coupled to the enable input of the first switching device.