Patents Represented by Attorney Michael R. Barré
-
Patent number: 7271795Abstract: The present invention relates to a simple to use intuitive interface for mobile devices and, in particular, to a method and apparatus to permit the motion of a mobile device to serve as an input to the mobile device. In various embodiments, the relative and/or absolute motion, distance and/or acceleration for instance, of the mobile device may be mapped to correspond to particular commands. In one embodiment, this permits the display screen of the mobile device to serve as a virtual window to view a large data set by modifying the view of the displayed data according to the motion of the mobile device. In another embodiment, the present invention allows the user to navigate a virtual space, displayed on the screen of the mobile device, by the motion of the mobile device in real space. Additionally, the user may also control the different displayed views of virtual objects by the relative and/or absolute motion of the mobile device.Type: GrantFiled: June 30, 2003Date of Patent: September 18, 2007Assignee: Intel CorporationInventor: Gary R. Bradski
-
Patent number: 7254707Abstract: In one embodiment, a method of attestation involves a special mode of operation. The method comprises storing an audit log within protected memory of a platform. The audit log is a listing of data representing one or more software modules loaded into the platform. The audit log is retrieved from the protected memory in response to receiving an attestation request. Then, the retrieved audit log is digitally signed to produce a digital signature in response to the attestation request.Type: GrantFiled: August 12, 2005Date of Patent: August 7, 2007Assignee: Intel CorporationInventors: Howard C. Herbert, David W. Grawrock, Carl M. Ellison, Roger A. Golliver, Derrick C. Lin, Francis X. McKeen, Gilbert Neiger, Ken Reneris, James A. Sutton, Shreekant S. Thakkar, Millind Mittal
-
Patent number: 7249268Abstract: Apparatus and method to make the most use possible of available capacities for the supply of power to and/or the dissipation of heat from a plurality of processor cores through responding to stalls in one or more of the processor cores among the plurality of processor cores by placing stalled processor cores into a lower power state and increasing the voltage and/or power of the remaining processor cores, and by decreasing the voltage and/or power of the remaining processor cores and taking stalled processor cores out of a lower power state when a condition causing a stall has ceased.Type: GrantFiled: June 29, 2004Date of Patent: July 24, 2007Assignee: Intel CorporationInventor: Dileep P. Bhandarkar
-
Patent number: 7249350Abstract: An arrangement is provided for translating a plurality of scalar single instruction multiple data stream (SIMD) instructions into a plurality of optimized non-scalar SIMD instructions to be executed on a target architecture supporting only parallel SIMID instructions. After receiving a plurality of scalar SIiVLD instructions, translation from the scalar SIMD instructions to non-scalar SIMD instructions is performed. The translation is optimized so that the number of translated non-scalar SIMD instructions is minimized. The translated non-scalar SIIViD instructions are executed on a target architecture that supports only parallel SIMD instructions.Type: GrantFiled: September 30, 2002Date of Patent: July 24, 2007Assignee: Intel CorporationInventors: Yun Wang, Orna Etzion
-
Patent number: 7222074Abstract: An arrangement is provided to achieve automated voice responding dialogue that is psycho-physical state sensitive. The input speech data from a user is used to detect the psycho-physical state of the user. Spoken words are then recognized from the input speech data based on the detected psycho-physical state of the user. The recognized words form a transcription which is then used to generate a voice response that is appropriate according to the transcription and the psycho-physical state of the user.Type: GrantFiled: June 20, 2001Date of Patent: May 22, 2007Inventor: Guojun Zhou
-
Patent number: 7212498Abstract: A method of measuring quality of service includes receiving, from a content server, a transmission of a first media stream and comparing that first media stream with a second media stream that corresponds to the first media stream prior to transmission thereof. This comparison provides a basis for determining a quality of service of the transmission.Type: GrantFiled: April 18, 2002Date of Patent: May 1, 2007Assignee: Intel CorporationInventors: Phillip G. Austin, Vivaik Balasubrawmanian
-
Patent number: 7210034Abstract: A system for controlling integrity measurement of an un-trusted system component on a client system includes a trusted management utility configured to measure the integrity of the un-trusted system component, a trusted fixed token resident on the client system, and a trusted registration service. The trusted registration service creates a signed hash of the trusted management utility software and stores the signed hash of the trusted management utility software in the trusted fixed token. The trusted registration service creates a security domain and stores the security domain in the trusted fixed token. The trusted fixed token creates a signed hash of the trusted management utility software and the security domain, and securely communicates the signed hash of the trusted management utility software and the security domain to the trusted registration service.Type: GrantFiled: January 30, 2003Date of Patent: April 24, 2007Assignee: Intel CorporationInventor: Ned M. Smith
-
Patent number: 7174298Abstract: A speech recognition system includes a user profile to store acoustic data and a corresponding text transcript. A speech recognition (“SR”) server downloads the acoustic data and the corresponding text transcript that are stored in the user profile. A speech recognition engine is included to adapt an acoustic model based on the acoustic data.Type: GrantFiled: June 24, 2002Date of Patent: February 6, 2007Assignee: Intel CorporationInventor: Sangita R Sharma
-
Patent number: 7111176Abstract: The present invention is a method and apparatus to generates an isolated bus cycle for a transaction in a processor. A configuration storage contains configuration parameters to configure a processor in one of a normal execution mode and an isolated execution mode. An access generator circuit generates an isolated access signal using at least one of the isolated area parameters and access information in the transaction. The isolated access signal is asserted when the processor is configured in the isolated execution mode. A bus cycle decoder generates an isolated bus cycle corresponding to a destination in the transaction using the asserted isolated access signal and the access information.Type: GrantFiled: March 31, 2000Date of Patent: September 19, 2006Assignee: Intel CorporationInventors: Carl M. Ellison, Roger A. Golliver, Howard C. Herbert, Derrick C. Lin, Francis X. McKeen, Gilbert Neiger, Ken Reneris, James A. Sutton, Shreekant S. Thakkar, Millind Mittal
-
Patent number: 7111175Abstract: The present invention includes a method, system and apparatus for storing, distributing, and protecting content from unauthorized access. The media includes a writeable area, a read only area and the content stored on the writeable area. A first media validation data containing an encrypted preselected value is stored on the read only area.Type: GrantFiled: December 28, 2000Date of Patent: September 19, 2006Assignee: Intel CorporationInventor: Michael S. Ripley
-
Patent number: 7093262Abstract: An arrangement is provided for detecting deadlocks in a multithreaded program. When a thread in a multithreaded program performs a resource operation related to a mutually exclusive shared resource, it creates relationships between the thread and the shared resource as well as between the thread and other threads of the multithreaded program. Such created relationships are monitored and used to detect deadlocks.Type: GrantFiled: July 30, 2002Date of Patent: August 15, 2006Assignee: Intel CorporationInventors: Zhiqiang Ma, Paul M. Petersen
-
Patent number: 7089418Abstract: In one embodiment, a method comprises configuring an access transaction generated by a processor by a configuration storage containing configuration parameters. The processor has a normal execution mode and an isolated execution mode. The access transaction has access information. In a further embodiment, a method comprises checking the access transaction by an access checking circuit using at least one of the configuration parameters and the access information.Type: GrantFiled: March 31, 2000Date of Patent: August 8, 2006Assignee: Intel CorporationInventors: Carl M. Ellison, Roger A. Golliver, Howard C. Herbert, Derrick C. Lin, Francis X. McKeen, Gilbert Neiger, Ken Reneris, James A. Sutton, Shreekant S. Thakkar, Millind Mittal
-
Patent number: 7085935Abstract: A chipset is initialized in a secure environment for an isolated execution mode by an initialization storage. The secure environment has a plurality of executive entities and is associated with an isolated memory area accessible by at least one processor. The at least one processor has a plurality of threads and operates in one of a normal execution mode and the isolated execution mode. The executive entities include a processor executive (PE) handler. PE handler data corresponding to the PE handler are stored in a PE handler storage. The PE handler data include a PE handler image to be loaded into the isolated memory area after the chipset is initialized. The loaded PE handler image corresponds to the PE handler.Type: GrantFiled: September 22, 2000Date of Patent: August 1, 2006Assignee: Intel CorporationInventors: Carl M. Ellison, Roger A. Golliver, Howard C. Herbert, Derrick C. Lin, Francis X. McKeen, Gilbert Neiger, Ken Reneris, James A. Sutton, Shreekant S. Thakkar, Millind Mittal
-
Patent number: 7082615Abstract: The present invention is a method and apparatus to protect a subset of a software environment. A key generator generates an operating system nub key (OSNK). The OSNK is unique to an operating system (OS) nub. The OS nub is part of an operating system in a secure platform. A usage protector uses the OSNK to protect usage of a subset of the software environment.Type: GrantFiled: September 22, 2000Date of Patent: July 25, 2006Assignee: Intel CorporationInventors: Carl M. Ellison, Roger A. Golliver, Howard C. Herbert, Derrick C. Lin, Francis X. McKeen, Gilbert Neiger, Ken Reneris, James A. Sutton, Shreekant S. Thakkar, Millind Mittal
-
Patent number: 7073071Abstract: Briefly, one embodiment of a platform for generating and utilizing a protected audit log is described. The platform comprises a system memory and a memory to contain an audit log. The audit log includes a plurality of single-write, multiple read entries. At least one of the entries of the audit log includes stored data integrity information loaded into the system memory during its power cycle.Type: GrantFiled: March 31, 2000Date of Patent: July 4, 2006Assignee: Intel CorporationInventors: Carl M. Ellison, Roger A. Golliver, Howard C. Herbert, Derrick C. Lin, Francis X. McKeen, Gilbert Neiger, Ken Reneris, James A. Sutton, Shreekant S. Thakkar, Millind Mittal
-
Patent number: 7013484Abstract: A chipset is initialized in a secure environment for an isolated execution mode by an initialization storage. The secure environment has a plurality of executive entities and is associated with an isolated memory area accessible by at least one processor. The at least one processor has a plurality of threads and operates in one of a normal execution mode and the isolated execution mode. The executive entities include a processor executive (PE) handler. PE handler data corresponding to the PE handler are stored in a PE handler storage. The PE handler data include a PE handler image to be loaded into the isolated memory area after the chipset is initialized. The loaded PE handler image corresponds to the PE handler.Type: GrantFiled: March 31, 2000Date of Patent: March 14, 2006Assignee: Intel CorporationInventors: Carl M. Ellison, Roger A. Golliver, Howard C. Herbert, Derrick C. Lin, Francis X. McKeen, Gilbert Neiger, Ken Reneris, James A. Sutton, Shreekant S. Thakkar, Millind Mittal
-
Patent number: 7013387Abstract: A system for increasing realized secure sockets layer (“SSL”) encryption and decryption connections is disclosed. The system combines monitoring of server load with adjustment of static SSL parameters to optimize a system of devices. The system monitors parameters of the servers that affect the ability of the servers to process SSL connections. An “SSL capacity” value for each server is calculated which represents the capability of that server to process SSL connections. This value is used to calculate an SSL threshold for that server, which is then applied to the SSL device to determine how many SSL connections the SSL device should process for that server. Since the connection threshold for an SSL device is a function of the device's load and each server's SSL capacity, and these values are dynamic, the connection threshold values are recalculated periodically to ensure increased SSL performance without impact to client response.Type: GrantFiled: June 27, 2001Date of Patent: March 14, 2006Assignee: Intel CorporationInventor: Joseph F Cihula
-
Patent number: 7013010Abstract: A method and apparatus to format and process a Media Key Block so as to reduce latencies when processing the Media Key Block. A new record is generated containing header information for the records comprising the Media Key Block. This new record is read just once and allows a device to skip seeking and reading each record header individually. In addition, the records are adjusted so that individual records or individual fields within a record always fit within a single transfer unit.Type: GrantFiled: December 29, 2000Date of Patent: March 14, 2006Assignee: Intel CorporationInventor: Michael S. Ripley
-
Patent number: 7003777Abstract: The present invention relates to a coordination-centric framework for implementing a software system in a distributed computing environment. In a presently preferred embodiment the software system is a software design environment having authoring, synthesis, and debugging tools. The coordination-centric framework is flexible enough to interconnect tools and robust enough that tool designers can use it for all aspects of tool interconnection without requiring costly workarounds. The coordination-centric framework uses modular and reusable software elements and standardized interfaces to connect the software elements.Type: GrantFiled: June 20, 2001Date of Patent: February 21, 2006Assignee: Intel CorporationInventor: Kenneth J. Hines
-
Patent number: 6996710Abstract: In one embodiment, a method for certifying an attestation key comprises generating a remote attestation key pair within a platform and producing a certificate. The certificate includes a public attestation key to attest that a private attestation key, corresponding to the public attestation key, is stored in hardware-protected memory.Type: GrantFiled: March 31, 2000Date of Patent: February 7, 2006Assignee: Intel CorporationInventors: Carl M. Ellison, Roger A. Golliver, Howard C. Herbert, Derrick C. Lin, Francis X. McKeen, Gilbert Neiger, Ken Reneris, James A. Sutton, Shreekant S. Thakkar, Millind Mittal