Patents Represented by Attorney Morgan Malino
-
Patent number: 7067862Abstract: A multi-resistive state element that uses barrier electrodes is provided. If certain materials are used as electrodes, the electrodes can be used for multiple purposes. Oxides and nitrides are especially well suited for acting as a barrier layer, and possibly even an adhesion layer and a sacrificial layer.Type: GrantFiled: October 8, 2003Date of Patent: June 27, 2006Inventors: Darrell Rinerson, Steven W. Longcor, Steve Kuo-Ren Hsia, Wayne Kinney, Edmond R. Ward, Christophe J. Chevallier
-
Patent number: 7057914Abstract: Cross point array with fast access time. A cross point array is driven by drivers on a semiconductor substrate. The drivers for either a single-layer cross point array or for the bottom layer of a stacked cross point array can be positioned to improve access time. Specifically, if the x-direction drivers are positioned in the middle of the x-direction conductive array lines and the y-direction drivers are positioned in the middle of the y-direction conductive array lines, the access time will be improved.Type: GrantFiled: July 1, 2003Date of Patent: June 6, 2006Inventors: Darrell Rinerson, Christophe J. Chevallier, Steven W. Longcor, Wayne Kinney, Edmond R. Ward, Steve Kuo-Ren Hsia
-
Patent number: 7009909Abstract: Line drivers that use minimal metal layers. Line driver connections typically need to be made to various other peripheral circuits. Although multiple metal layers could be used to make all the necessary connections, it is desirable to use the fewest metal layers possible. By keeping all y-direction lines on a first layer, and most of the x-direction lines on a second layer, only two metal layers are required. Additionally, an array cut could be used that allows line drivers to reach upper conductive array lines.Type: GrantFiled: July 1, 2003Date of Patent: March 7, 2006Inventors: Darrell Rinerson, Christophe J. Chevallier, Steven W. Longcor, Edmond R. Ward
-
Patent number: 6992922Abstract: Providing a cross point memory array with memory plugs exhibiting a characteristic hysteresis. The memory plugs exhibit a hysteresis that, in the low resistive state, the first write threshold voltage is the point above which any voltages applied across the memory plug have substantially no effect on the resistive state and below which a voltage pulse will alter the resistance of the memory plug. Similarly, in the high resistive state, the second write threshold voltage is the point below which any voltages applied across the memory plug have substantially no effect on the resistive state and above which a voltage pulse will alter the resistance of the memory plug. The read voltages applied to the memory plug are typically above the first write threshold voltage and lower than the second write threshold voltage.Type: GrantFiled: January 31, 2005Date of Patent: January 31, 2006Inventor: Darrell Rinerson
-
Patent number: 6972985Abstract: A memory including a memory element having islands is provided. The memory has address decoding circuitry and an array of memory plugs. The memory plugs include memory element that have island structures of a first material within the bulk of a second material. The island structures are typically nanoparticles. The memory plugs can be placed in a first resistive state at a first write voltage, placed in a second resistive state at a second write voltage, and have its resistive state determined at a read voltage.Type: GrantFiled: June 15, 2004Date of Patent: December 6, 2005Inventors: Darrell Rinerson, Christophe J. Chevallier, Philip F. S. Swab, Steve Kuo-Ren Hsia, John E. Sanchez, Jr., Steven W. Longcor
-
Patent number: 6970375Abstract: Providing a reference voltage to a cross point memory array. The invention is a cross point memory array and some peripheral circuitry that, when activated, provides a reference voltage to a cross point array in order to prevent unselected conductive array lines from floating to an undesired voltage. The peripheral circuitry can be activated before, after or during selection of a specific memory plug. If the peripheral circuitry is activated during selection, only the unselected conductive array lines should be brought to the reference voltage. Otherwise, all the conductive array lines can be brought to the reference voltage.Type: GrantFiled: December 26, 2002Date of Patent: November 29, 2005Inventors: Darrell Rinerson, Christophe J. Chevallier, Steven W. Longcor, Edmond R. Ward, Wayne Kinney, Steve Kuo-Ren Hsia
-
Patent number: 6965137Abstract: A multilayered conductive memory device capable of storing information individually or as part of an array of memory devices is provided. Boundary control issues at the interface between layers of the device due to the use of incompatible materials can be avoided by intentionally doping the conductive metal oxide layers that are comprised of substantially similar materials. Methods of manufacture are also provided herein.Type: GrantFiled: October 23, 2003Date of Patent: November 15, 2005Inventors: Wayne Kinney, Steven W. Longcor, Darrell Rinerson, Steve Kuo-Ren Hsia
-
Patent number: 6917539Abstract: High density NVRAM. An array of memory cells capable of storing at least a megabit of information, each memory cell including a memory plug that includes a memory element that switches from a first resistance state to a second resistance state upon application of a first write voltage of a first polarity and reversibly switches from the second resistance state to the first resistance state upon application of a second write voltage of polarity opposite to the first polarity.Type: GrantFiled: February 7, 2003Date of Patent: July 12, 2005Inventors: Darrell Rinerson, Steven W. Longcor, Edmond R. Ward, Steve Kuo-Ren Hsia, Wayne Kinney
-
Patent number: 6909632Abstract: Multiple modes of operation in a cross point array. The invention is a cross point array that uses a read voltage across a conductive array line pair during a read mode. The read voltage produces a read current that is indicative of a first program state when the read current is at a first level and indicative of a second program state when the read current is at a second level. The read current is ineffective to produce a change in program state. A first voltage pulse is used during a first write mode if a change from a second program state to a first program state is desired. A second voltage pulse is used during a second write mode if a change from the first program state to the second program state is desired.Type: GrantFiled: August 17, 2004Date of Patent: June 21, 2005Inventors: Darrell Rinerson, Christophe J. Chevallier, Steven W. Longcor, Edmond R. Ward, Wayne Kinney, Steve Kuo-Ren Hsia
-
Patent number: 6906939Abstract: A re-writable memory with multiple memory layers. Using both terminals of a memory cell in a stacked cross point structure for selection purposes allows multiple layers of conductive lines to be selected as long as there is only one memory cell that has two terminals selected. Sharing logic over multiple layers allows driver sets to be reused.Type: GrantFiled: July 1, 2003Date of Patent: June 14, 2005Inventors: Darrell Rinerson, Christophe J. Chevallier, Steven W. Longcor, Wayne Kinney, Edmond R. Ward
-
Patent number: 6870755Abstract: A re-writable memory that uses resistive memory cell elements with non-linear IV characteristics is disclosed. Non-linearity is important in certain memory arrays to prevent unselected cells from being disturbed and to reduce the required current. Non-linearity refers to the ability of the element to block the majority of current up to a certain level, but then, once that level is reached, the element allows the majority of the current over and above that level to flow.Type: GrantFiled: July 30, 2003Date of Patent: March 22, 2005Inventors: Darrell Rinerson, Christophe J. Chevallier, Steven W. Longcor, Wayne Kinney, Edmond R. Ward, Steve Kuo-Ren Hsia
-
Patent number: 6859382Abstract: Non-volatile memory cell with a single semiconductor device per memory cell. The present invention generally allows for a plurality of memory cells to be formed on a semiconductor substrate that supports a semiconductor device. A multi-resistive state material layer that changes its resistive state between a low resistive state and a high resistive state upon application of a voltage pulse is formed above the substrate, generally at a very high temperature. While the layers fabricated between the substrate and the multi-resistive state material use materials that can withstand high temperature processing, the layers fabricated above the multi-resistive state material do not need to withstand high temperature processing.Type: GrantFiled: May 12, 2003Date of Patent: February 22, 2005Inventors: Darrell Rinerson, Christophe J. Chevallier
-
Patent number: 6856536Abstract: Non-volatile memory cell with a single semiconductor device per memory cell. The present invention generally allows for a plurality of memory cells to be formed on a semiconductor substrate that supports a semiconductor device. A multi-resistive state material layer that changes its resistive state between a low resistive state and a high resistive state upon application of a voltage pulse is formed above the substrate, generally at a very high temperature. While the layers fabricated between the substrate and the multi-resistive state material use materials that can withstand high temperature processing, the layers fabricated above the multi-resistive state material do not need to withstand high temperature processing.Type: GrantFiled: May 12, 2003Date of Patent: February 15, 2005Assignee: Unity Semiconductor CorporationInventors: Darrell Rinerson, Christophe J. Chevallier
-
Patent number: 6850429Abstract: Providing a cross point, memory array with memory plugs exhibiting a characteristic hysteresis. The memory plugs exhibit a hysteresis that, in the low resistive state, the first write threshold voltage is the point above which any voltages applied across the memory plug have substantially no effect on the resistive state and below which a voltage pulse will alter the resistance of the memory plug. Similarly, in the high resistive state, the second write threshold voltage is the point below which any voltages applied across the memory plug have substantially no effect on the resistive state and above which a voltage pulse will alter the resistance of the memory plug. The read voltages applied to the memory plug are typically above the first write threshold voltage and lower than the second write threshold voltage.Type: GrantFiled: December 26, 2002Date of Patent: February 1, 2005Inventors: Darrell Rinerson, Steven W. Longcor, Steve Kuo-Ren Hsia, Wayne Kinney, Edmond R. Ward, Christophe J. Chevallier
-
Patent number: 6850455Abstract: Providing a multiplexor outputting a reference voltage on unselected lines. A multiplexor that has at least one selected line and multiple unselected lines will have the unselected lines at a reference voltage. The selected line allows at least a portion of voltage to pass. Two gate circuits are used for each line, one that controls whether voltage (or a portion thereof) will pass, the other that connects the first gate circuit to a reference voltage, such as ground. In some embodiments the second gate circuit is always on, but is relatively small, such that the connection to the reference voltage has a weak effect on the output voltage. In other embodiments, the second gate circuit is only on when its associated first gate circuit is off.Type: GrantFiled: December 26, 2002Date of Patent: February 1, 2005Assignee: Unity Semiconductor CorporationInventors: Darrell Rinerson, Christophe J. Chevallier