Abstract: A method of manufacturing a semiconductor device, in which a surface (1) of a semiconductor body (2) is provided with a first metallization layer comprising conductor tracks (3, 4), among which a number having a width w an a number having a greater width. On this structure an insulating layer (5) is deposited by means of a process in which the thickness of the formed insulating layer (5) is dependent on the width of the subjacent conductor tracks (3, 4), after which a capping layer (6) is deposited on the insulating layer (5). Then the silicon oxide layer is planarized by means of a polishing process. In this method, the conductor tracks having a width greater than w are split up into a number of parallel strips (10) having a width w, which strips are locally connected to one another.
Type:
Grant
Filed:
April 30, 2002
Date of Patent:
September 28, 2004
Assignee:
Koninklijke Philips Electronics N.V.
Inventors:
Erik Jan Lous, Albertus Theodorus Maria Van De Goor, Anco Heringa