Patents Represented by Attorney Ram P. Yadav
-
Patent number: 7281079Abstract: Memory device having banks of memory cells organized into two groups of banks that share control circuitry and a data buffer to provide an interface to a memory bus, but which are independently operable enough to support unrelated transactions with each group, and can be used to stagger read operations with shortened burst transfers so as to minimize dead time on a memory bus.Type: GrantFiled: December 31, 2003Date of Patent: October 9, 2007Assignee: Intel CorporationInventors: Kuljit S. Bains, John B. Halbert, Randy B. Osborne
-
Patent number: 7265597Abstract: A method, system, and apparatus are disclosed that correct a differential clock signal. A clock correction circuit may determine a DC correction for a first clock signal of a differential clock signal and a DC correction for a second clock signal of a differential clock signal based upon a DC level of the differential clock signal. The clock correction circuit may adjust a DC level of the first clock signal based upon the DC correction for the first clock signal and a DC level of the second clock signal based upon the DC correction for the second clock signal to substantially maintain a duty cycle of the differential clock signal.Type: GrantFiled: December 22, 2004Date of Patent: September 4, 2007Assignee: Intel CorporationInventor: Vijay Khawshe
-
Patent number: 7219170Abstract: Machine-readable media, methods, and apparatus are described to burst write a command and its arguments to control registers of a device and to burst read status and outputs of the command from control registers of the device. During the burst write, the arguments may be transferred to the device in a reverse order in which the last argument is transferred first and the first argument is transferred last. Further, the command may be transferred after the arguments.Type: GrantFiled: December 4, 2003Date of Patent: May 15, 2007Assignee: Intel CorporationInventor: Scott R. Janus
-
Patent number: 7212676Abstract: Methods, apparatus and computer readable medium are described that compress and/or decompress a digital image in a lossless or a lossy manner. In some embodiments, a display controller may compress a digital image by generating a symbol for each pel of the digital image. In particular, the symbol may represent a pel via a match vector and a channel error vector. The match vector may indicate which quantized channels of the pel matched quantized channels of a previous pel. Further, the channel error vector may comprise a lossless or lossy channel for each quantized channel of the pel that did not match a corresponding quantized channel of the previous pel. The channel error may also comprise a lossless or lossy channel error for each quantized channel of the pel that matched a corresponding quantized channel of the previous pel.Type: GrantFiled: December 30, 2002Date of Patent: May 1, 2007Assignee: Intel CorporationInventors: Michael K. Dwyer, Thomas A. Piazza
-
Patent number: 7197721Abstract: According to some embodiments, provided are a pseudo-random sequence generator to generate a pseudo-random sequence of data values, a decoder to receive compressed weight values and to generate decompressed weight values, and a weighting unit to receive the pseudo-random sequence of data values, to receive the decompressed weight values and to weight the pseudo-random sequence of data values based on the decompressed weight values.Type: GrantFiled: December 17, 2002Date of Patent: March 27, 2007Assignee: Intel CorporationInventors: Srinivas Patil, Sandip Kundu
-
Patent number: 7170438Abstract: In one embodiment, a decision feedback equalizer helps mitigate intersymbol interference in a bi-directional signaling environment. In the particular embodiment, the decision feedback equalizer includes a voltage-to-current converter to source a received differential current to first and second node, a latch to provide logic signal when comparing currents sourced to the first and second nodes, a memory unit to store the logic signals, and a mapping circuit to source first and second feedback currents to the first and second nodes. This embodiment further includes a transmitter to transmit data over a transmission line during receiving, and a digital-to-analog converter to provide a differential current to the first and second nodes to substantially cancel that part of the received differential currents contributed by the transmitter.Type: GrantFiled: September 8, 2004Date of Patent: January 30, 2007Assignee: Intel CorporationInventors: James E. Jaussi, Bryan K. Casper
-
Patent number: 7143273Abstract: Toggling between accessing an entry in a global history with a stew created from branch predictions implied by the ordering of instructions within a trace of a trace cache when a trace is read out of a trace cache, and accessing an entry in a global history with repeatable variations of a stew when there is more than branch instruction within a trace within the trace cache and at least a second branch instruction is read out.Type: GrantFiled: March 31, 2003Date of Patent: November 28, 2006Assignee: Intel CorporationInventors: John Alan Miller, Slade A. Morgan, Stephan J. Jourdan
-
Patent number: 7120765Abstract: Machine-readable media, methods, and apparatus are described which order memory transactions to increase utilization of multiple memory channels. In some embodiments, a processor may determine an issue order for memory transactions based on the memory channels that are to service the memory transactions. In some embodiments, the processor attempts to obtain an issue order that minimizes or reduces the number of idle periods experienced by the memory channels. Further, the processor may issue the memory transactions to an external memory controller for servicing in the determined issue order.Type: GrantFiled: October 30, 2002Date of Patent: October 10, 2006Assignee: Intel CorporationInventors: James M. Dodd, David Puffer
-
Patent number: 7039839Abstract: A method and apparatus for an enhanced parallel port JTAG interface (IEEE Test Access Port) that includes a clock signal line where the clock signal line is a delayed and inverted version of a data strobe signal line. A data input signal line, a data output signal line, a mode select signal line, and a wait signal line are also include. The wait signal line is a delayed and inverted version of the data strobe signal line. The enhanced JTAG cable is connectable between an Enhanced Parallel Port (EPP) and a JTAG port and has increased performance over using a Standard Parallel Port (SPP).Type: GrantFiled: December 23, 2002Date of Patent: May 2, 2006Assignee: Intel CorporationInventor: Lawrence H. Gass