Patents Represented by Attorney, Agent or Law Firm Sarah Barone Schwartz
-
Patent number: 6804812Abstract: A programmable logic array (PLA) in accordance with the invention achieves a maximum amount of depopulation of programmable connections while still implementing a logic function and maintaining flexibility for future reprogramming. In addition, a PLA in accordance with the invention can be built so that no matter what functionality is programmed, performance characteristics for the device are maintained. Further, a PLA in accordance with the invention does not require a regular array structure.Type: GrantFiled: June 10, 2003Date of Patent: October 12, 2004Assignee: Lightspeed Semiconductor CorporationInventors: Robert Osann, Jr., Patrick Hallinan, Jung Lee, Shridhar Mukund
-
Patent number: 6770949Abstract: A system and method in accordance with the invention minimizes the redesign burden in tuning and/or customizing PLLs on ICs. Variable resistors are placed in the PLL in places that facilitate tuning. The variable resistors are formed with a set of at least three contacts, where each contact is in electrical communication with a resistive area. A metal layer is used to form leads to the resistive area, where each lead is formed to be in electrical communication with only a selected subset of contacts from the set. In one embodiment, only the uppermost metal layer used in forming the IC is used to form the leads. Because the uppermost metal layer is utilized, the resistor value can be adjusted simply by selecting the subsets of contacts that are to be in electrical communication with the uppermost metal layer. In this manner, only one metal layer needs to be adjusted in tuning and/or customizing a PLL, rather than having to redesign and re-layout all metal layers and vias in the IC.Type: GrantFiled: August 31, 1998Date of Patent: August 3, 2004Assignee: Lightspeed Semiconductor CorporationInventor: Shafy Eltoukhy
-
Patent number: 6769109Abstract: In accordance with the invention, a method for customizing a one-time configurable integrated circuit to include a multi-time configurable structure is disclosed. Such a method includes, in one embodiment receiving a description of circuit functionality from a user for implementation in the one-time configurable device, where the functionality includes a portion that is designated by the user to be reconfigurable. A method in accordance with an embodiment of the invention then models a reconfigurable structure that has enough capacity to accommodate the designated functionality. Optionally, some embodiments of the invention add in more capacity than is required to implement the designated functionality to allow for future reprogramming. The method then embeds the reconfigurable structure in the one-time configurable device. In certain embodiments, the one-time configurable device can be a mask-programmed MBA, gate array, or standard cell, while the reconfigurable structure is a PLA or modified PLA.Type: GrantFiled: June 8, 2001Date of Patent: July 27, 2004Assignee: Lightspeed Semiconductor CorporationInventors: Robert Osann, Jr., Shafy Eltoukhy, Shridhar Mukund, Lyle Smith
-
Patent number: 6696856Abstract: Described herein is an ASIC having an array of predesigned function blocks. The function blocks can be used to implement combinational logic, sequential logic, or a combination of both. The function blocks also have a selectable output drive strength. The output drive strength can be selected, in some embodiments, using mask programming.Type: GrantFiled: October 30, 2001Date of Patent: February 24, 2004Assignee: Lightspeed Semiconductor CorporationInventors: Lyle Smith, Eric Dellinger, Eric West, Shridhar Mukund
-
Patent number: 6694491Abstract: In accordance with the invention, a method for customizing a one-time configurable integrated circuit to include a multi-time configurable structure is disclosed. Such a method includes, in one embodiment receiving a description of circuit functionality from a user for implementation in the one-time configurable device, where the functionality includes a portion that is designated by the user to be reconfigurable. A method in accordance with an embodiment of the invention then models a reconfigurable structure that has enough capacity to accommodate the designated functionality. Optionally, some embodiments of the invention add in more capacity than is required to implement the designated functionality to allow for future reprogramming. The method then embeds the reconfigurable structure in the one-time configurable device. In certain embodiments, the one-time configurable device can be a mask-programmed MBA, gate array, or standard cell, while the reconfigurable structure is a PLA or modified PLA.Type: GrantFiled: February 25, 2000Date of Patent: February 17, 2004Assignee: Lightspeed Semiconductor CorporationInventors: Robert Osann, Jr., Shafy Eltoukhy, Shridhar Mukund, Lyle Smith
-
Patent number: 6690194Abstract: A gate array in accordance with the invention includes a matrix of function blocks capable of being configured to implement combinational, sequential, and memory modes of operation, as well as providing tri-state drivers and buffers in useful numbers. The function block includes a logic circuit with a first bit storage unit, which is selectively configurable to behave as combinational logic or to store a first bit, and a second bit storage unit, which is also selectively configurable to behave as combinational logic or to store a second bit. The matrix of function blocks in accordance with the invention is also useful to properly distribute clocks throughout the gate array.Type: GrantFiled: October 7, 1999Date of Patent: February 10, 2004Assignee: Lightspeed Semiconductor CorporationInventors: Dana How, Adi Srinivasan, Abbas El Gamal
-
Patent number: 6683943Abstract: A method for coordinating a generally publicly broadcast contest show with automatically dialed marketing telephone calls by which the recipients are first interrogated about their willingness to participate in the contest, and if so, they each disclose for a common data base various identifying aspects of their person. The identifying information is thereafter scanned for potential contest participant selection and once the selection is made a random number generator is used to select from these ranks the actual participants in the contest. During both the contest and in the course of collecting the particulars the keys on a telephone are used to effect interactive exchanges. In addition a voice print may be taken for positive identification. The stored particulars may also be accessed for creating marketing lists.Type: GrantFiled: January 24, 2001Date of Patent: January 27, 2004Inventor: Richard A. Wuelly
-
Patent number: 6680626Abstract: A differential receiver having a pair of cross-coupled signal conditioning devices improves transition time and data signal integrity. In an embodiment, the differential receiver includes two signal input nodes and a plurality of transistors, and two signal output nodes. The pair of cross-coupled signal conditioning devices are coupled to the transistors and function to reduce voltage swing between the two output nodes, thereby keeping the transistors in a saturation region.Type: GrantFiled: June 5, 2002Date of Patent: January 20, 2004Assignee: Lightspeed Semiconductor CorporationInventors: Chit-Ah Mak, Bingda B. Wang, Eric West, Robert A. Olah
-
Patent number: 6613611Abstract: A customizable ASIC routing architecture is provided. The architecture utilizes the uppermost metal layers of an ASIC composed of an array of function blocks for routing among function blocks while lower layers are used for local interconnections within the function blocks. The second-to-uppermost metal layer is fixed and generally includes a plurality of parallel segmented conductors extending in a first direction. The uppermost metal layer is customizable in a predesignated manner. Metal in the uppermost metal layer is selectively placed in tracks, which are substantially perpendicular to the segmented conductors in the layer below. Vias are provided between the two uppermost layers. One embodiment of the invention permits one-mask customization of an ASIC. Other embodiments allow a determination to be made of the ideal number of custom mask steps, taking into consideration performance, cost, time, and routability.Type: GrantFiled: December 22, 2000Date of Patent: September 2, 2003Assignee: Lightspeed Semiconductor CorporationInventors: Dana How, Robert Osann, Jr., Eric Dellinger
-
Patent number: 6611932Abstract: A system for testing an integrated circuit, and particularly a gate array, is disclosed which includes, prior to coupling the array to form a user-designed circuit, predesigned logic that enables testing of the user-designed circuit. The predesigned logic allows logic blocks in the array to operate in “freeze” mode or to operate in normal mode, where normal mode is defined by the user-designed circuit. When the logic blocks are selected to be frozen, the logic blocks behave as a series of daisy-chained master-slave flip-flops. In normal mode, a logic block can implement combinational, sequential, or other functions and still later be as a master-slave flip-flop. Moreover, each logic block is further equipped for addressable mode control, allowing selected logic blocks to be exercised in isolation once stimulus data is shifted in, simplifying test generation and improving fault coverage.Type: GrantFiled: January 24, 2002Date of Patent: August 26, 2003Assignee: LightSpeed Semiconductor CorporationInventors: Dana How, Adi Srinivasan, Robert Osann, Jr., Shridhar Mukund
-
Patent number: 5946347Abstract: The present invention is directed toward the low latency transport of signals demanding rapid communication. In modems utilizing an error-correcting protocol, messages are generally buffered and sent as a data packet. However, the method in accordance with the invention provides for transport of low latency messages without buffering or formation of a data packet, minimizing signal latency. In addition, modems operating in accordance with the invention maintain compatibility with other modems.Type: GrantFiled: May 31, 1996Date of Patent: August 31, 1999Assignee: Diamond Multimedia Systems Inc.Inventors: Michael Hudson, Daniel L. Moore