Patents Represented by Attorney Scott W. Reid
-
Patent number: 8227462Abstract: The present invention relates to a compound of formula (I) or a salt thereof, wherein the substituents are as defined in the description, to compositions and use of the compounds in the treatment of diseases ameloriated by inhibition of phosphatidylinositol 3-kinase.Type: GrantFiled: September 10, 2009Date of Patent: July 24, 2012Assignee: Novartis AGInventors: Robin Alec Fairhurst, Vito Guagnano, Patricia Imbach, Giorgio Caravatti, Pascal Furet
-
Patent number: 8217045Abstract: The invention relates to naphthalene carboxylic acid and isoquinoline carboxylic acid amides, and related compounds of formula I and their uses as pharmaceuticals.Type: GrantFiled: April 17, 2008Date of Patent: July 10, 2012Assignee: Novartis AGInventors: Paul W. Manley, Joseph Schoepfer
-
Patent number: 8217035Abstract: Phosphatidylinositol (PI) 3-kinase inhibitor compounds (I), their pharmaceutically acceptable salts, and prodrugs thereof; compositions of the new compounds, either alone or in combination with at least one additional therapeutic agent, with a pharmaceutically acceptable carrier; and uses of the new compounds, either alone or in combination with at least one additional therapeutic agent, in the prophylaxis or treatment of proliferative diseases characterized by the abnormal activity of growth factors, protein serine/threonine kinases, and phospholipid kinases.Type: GrantFiled: January 22, 2007Date of Patent: July 10, 2012Assignee: Novartis AGInventors: Matthew Burger, Zhi-Jie Ni, Sabina Pecchi, Gordana Atallah, Sarah Bartulis, Kelly Frazier, Aaron Smith, Joelle Verhagen, Yanchen Zhang, Allan Wagman, Simon Ng, Keith Pfister, Daniel Poon, Alicia Louie, Teresa Pick, Paul Barsanti, Edwin Iwanowicz, Wendy Fantl, Thomas Hendrickson, Mark Knapp, Hanne Merritt, Charles Voliva, Marion Wiesmann, Xiaohua Xin
-
Patent number: 8207164Abstract: The invention relates to novel heterocyclic compounds of the formula in which all of the variables are as defined in the specification, in free form or in salt form, to their preparation, to their medical use and to medicaments comprising them.Type: GrantFiled: July 23, 2010Date of Patent: June 26, 2012Assignee: Novartis AGInventors: Philipp Holzer, Rainer Machauer, Marina Tintelnot-Blomley
-
Patent number: 8173647Abstract: Phosphatidylinositol (PI) 3-kinase inhibitor compounds, their pharmaceutically acceptable salts, and prodrugs thereof; compositions of the new compounds, either alone or in combination with at least one additional therapeutic agent, with a pharmaceutically acceptable carrier; and uses of the new compounds, either alone or in combination with at least one additional therapeutic agent, in the prophylaxis or treatment of diseases characterized by the abnormal activity of growth factors, protein serine/threonine kinases, and phospholipid kinases, including proliferative diseases, inflammatory and obstructive airways diseases, allergic conditions, autoimmune and cardiovascular diseases.Type: GrantFiled: February 6, 2008Date of Patent: May 8, 2012Inventors: Gordana Atallah, Sarah Bartulis, Matthew Burger, Hanne Merritt, Simon Ng, Zhi-Jie Ni, Sabina Pecchi, Keith B. Pfister, Aaron Smith, Charles Voliva, Allan Wagman, Yanchen Zhang
-
Patent number: 7017057Abstract: A personal computer that enters sleep mode to conserve electrical energy is responsive to a proximity detector and a proximity timer. As long as a user is near the computer, as determined by the proximity detector, the computer is controlled by an activity timer, and enters sleep mode upon being idle for a predetermined period of time. When the proximity detector determines that the user has left the computer unattended, the proximity detector starts the proximity timer. When the proximity timer expires, the computer enters sleep mode. Because the proximity timer operates only when the user has left the computer unattended, the proximity timer may be set to expire earlier than the activity timer. Consequently, the computer may enter sleep mode earlier than would otherwise be possible, and thereby consumes less energy.Type: GrantFiled: September 12, 2001Date of Patent: March 21, 2006Assignee: Lenovo (Singapore) PTE. LTD.Inventors: Timothy David Magee, Rohit R. Sahasrabudhe
-
Patent number: 6986067Abstract: The present invention provides a method, apparatus an device for reducing power loss by lowering an operating frequency of a power supply device in a standby state such as soft-off state, suspend state, or a state in which a line is not connected. In one aspect of the present invention, an AC adaptor connectable to a main body of an apparatus through a power line, comprising a rectifying and smoothing unit, a switching unit, and an operating frequency supplying unit, is provided for.Type: GrantFiled: February 13, 2002Date of Patent: January 10, 2006Assignee: Lenovo (Singapore) PTE LTDInventors: Shigefumi Odaohhara, Hironari Nishino, Hideaki Nakanishi
-
Patent number: 6981205Abstract: To improve the probability of error correction, thereby generating correct read data. Data is read from the same sector by a number of times and a majority decision is done in the same address, thereby the most frequently read value is regarded as the true data value in the address. For example, for an address 00, “00” is handled as a true data value.Type: GrantFiled: October 23, 2002Date of Patent: December 27, 2005Assignee: Lenovo (Singapore) PTE LTDInventors: Yukio Fukushima, Katsuhiko Katoh, Shunsuke Kobayashi, Takashi Kuroda, Yuzo Nakagawa, Fuminori Sai, Emi Shimono, Tetsuya Tamura, Tetsuo Ueda
-
Methods, systems and computer program products for carrier drop detection using a variable threshold
Patent number: 6967995Abstract: Methods, systems and computer program products are provided which utilize a variable threshold for carrier drop detection. The carrier drop detection threshold is updated based on a recognized data sequence contained within the signal received by the modem. The received signal is demodulated to obtain the signal data and an updated threshold is latched when a desired data sequence is recognized in the demodulated data. Accordingly, the threshold may be updated and set as an offset from or a percentage of the carrier signal level at the time of receipt of the desired data sequence. For example, in a V.90 modem using a V.8 phase 1 sequence, receipt of the CM signal (for the answer modem) or the JM signal (for the call modem) may be used to latch an updated level for the carrier drop detection threshold, which may then be used for detecting carrier drop during the silence transmission at the end of phase 1 to allow reliable preparation of the modem for receipt of the INFO0 signal at the start of phase 2.Type: GrantFiled: October 29, 1999Date of Patent: November 22, 2005Assignee: International Business Machines CorporationInventors: Dongming Hwang, Robert John Schule, Malcolm Scott Ware, Hua Ye -
Patent number: 6945314Abstract: A heat removal system for a computer has a heat sink and a spool rotatably disposed in the heat sink. The spool includes fluid inlets and outlets, and water circulates in a closed loop from the inlets, through the spool, through the outlets, past the computer component to be cooled, and between the heat sink and the spool to transfer heat to the heat sink, then back to the inlets. A thermally conductive can is between the heat sink and spool such that the working fluid flows between the can and spool.Type: GrantFiled: December 22, 2003Date of Patent: September 20, 2005Assignee: Lenovo PTE LTDInventors: Timothy Samuel Farrow, Michael Sean June, Albert Vincent Makley
-
Patent number: 6933897Abstract: An antenna apparatus has a rod-shaped antenna element and a feeding part to feed electronic signals to, and receive electronic signals from, the antenna element. The antenna apparatus comprises a first ground plane that is provided parallel to and near the antenna element and that is located to serve as a background to electromagnetic waves radiating from the antenna element in at least one direction. The antenna apparatus also comprises at least a second ground plane that is provided parallel to and near the antenna element and in a direction different from that of the first ground plane.Type: GrantFiled: February 20, 2004Date of Patent: August 23, 2005Assignee: Lenovo (Singapore) PTE LTDInventors: Takeshi Asano, Shohhei Fujio
-
Patent number: 6911971Abstract: The computer of the present invention is provided with a main body on which keys to be operated by the user are disposed and a display unit that displays an image in accordance with each operation executed for the main body. Each key disposed on the main body is composed of its body having a key top and a light accumulator recess opened in the key top. The light accumulator recess is formed in a manner indicative of the character or symbol associated with such key. The light accumulator recess has embedded in it a light accumulating material such that the character or symbol associated with the key is illuminated by the residual light emission of the light accumulating material when the computer is operated in a location with little or no ambient light.Type: GrantFiled: August 27, 2002Date of Patent: June 28, 2005Assignee: International Business Machines CorporationInventors: Michio Suzuki, Tetsuo Ogawa
-
Patent number: 6891640Abstract: In order to reuse print sheets, a region on a printed sheet where old information is printed is detected and a region corresponding to the region where the old information is printed is identified as an erasing region. A pattern corresponding to the erasing region is printed on the erasing region with erasing ink or toner, which has a different color from a color of printing ink or toner, whereby the printed old information is erased. Then, new information is printed on the print sheet, from which the old information has been erased, by use of the printing ink or toner.Type: GrantFiled: October 29, 2002Date of Patent: May 10, 2005Assignee: International Business Machines CorporationInventors: Kohichi Kakikawa, Takuji Kudoh, Minoru Nochise, Kiyoshi Watanabe
-
Patent number: 6842708Abstract: A method and apparatus in accordance with the present invention determines the life of a battery which is repeatedly charged and discharged while providing power to one or more electronic devices. The battery is provided with a circuit for measuring current while the battery is charged, another circuit for stopping the charging of the battery, a circuit for measuring the voltage of the battery while charged and while charging is stopped. A CPU is included for computing an internal impedance depending on the measured battery voltage, the current under charge and the battery voltage while charging is stopped. An embedded controller is also included for determining the life of the battery depending upon the information about the internal impedance calculated by the CPU. Finally, information about the battery life can be displayed or delivered to a user at a predetermined time or continuously during use.Type: GrantFiled: April 26, 2002Date of Patent: January 11, 2005Assignee: International Business Machines CorporationInventor: Shigefumi Odaohhara
-
Patent number: 6839527Abstract: A print job is displayed as a sequence of pages. An operator is enabled to create artificial pages representing such elements as cover pages and preprinted sheets which are normally apart from the print job data file. The artificial pages are inserted into a display of the real pages defined by the print job data file or original document and are therefore displayed visually just as the other document pages are displayed. They can be manipulated just like other pages; that is, they can be moved, deleted, replaced and so on.Type: GrantFiled: October 25, 2002Date of Patent: January 4, 2005Assignee: International Business Machines CorporationInventors: Carl Michael Dennison, Brian William Moroney, Dwight Ross Palmer, Adam A. Swartz, John Stuart Walker
-
Patent number: 6833747Abstract: A level translator circuit for use between a lower voltage potential circuit and a higher voltage potential circuit is disclosed. The translator circuit comprises a first transistor coupled to the lower voltage potential circuit and a bootstrap mechanism coupled to the first transistor. The circuit includes a second transistor coupled to the first transistor, a higher voltage potential and the higher voltage potential circuit, and a third transistor coupled to the higher voltage potential circuit, the higher voltage potential and the second transistor. Finally, the circuit includes a fourth transistor coupled to the higher voltage potential circuit, the third transistor and the lower voltage potential circuit. The bootstrap mechanism allows for the dynamic modulation of the first transistor to maximize translation speed and to minimize power consumption.Type: GrantFiled: March 25, 2003Date of Patent: December 21, 2004Inventor: Anthony Correale, Jr.
-
Patent number: 6831495Abstract: A flip-flop is disclosed. The flip-flop includes a first latch for receiving at least one bit and a second latch coupled to the first latch for storing the at least one bit from the first latch. The size of the second latch is minimized to reduce power consumption. The flip-flop also includes a multiplexor coupled to the first latch and to the second latch for outputting the at least one bit from the first latch, when a clock to the multiplexor is active and for outputting the at least one bit from the second latch when the clock is inactive. A system and method in accordance with the present invention optimize power consumption in a flip-flop through the use of a multiplexor for the output function. As a result, the size of the slave latch can be minimized, which reduces the overall power consumption of the device.Type: GrantFiled: September 26, 2002Date of Patent: December 14, 2004Assignee: International Business Machines CorporationInventors: Anthony Correale, Jr., Brian Thomas Kindl, Robert James Lynch
-
Patent number: 6829707Abstract: A method and system for downloading encrypted double-byte font scripts to a print server. A communication element is interposed between a data processing system and a print server, where the print server does not support a bi-directional communication protocol utilized by the data processing system to download encrypted double-byte font scripts. The communication element supports data transmissions in both the bi-directional communication protocol and with the print server. To download a double-byte font script, the data processing system transmits a request to the print server through the communication element for an identifier from the print server. The print server transmits the identifier to the data processing system through the communication element. A decryption key for the double-byte font script is produced by the data processing system utilizing the identifier and downloaded with the encrypted double-byte font script to the print server through the communication element.Type: GrantFiled: February 11, 2000Date of Patent: December 7, 2004Assignee: International Business Machines CorporationInventors: Keith Alan Marshall, Arthur Ray Roberts, Mark Andrew Stephens
-
Patent number: 6826656Abstract: A method and system for reducing power in a snooping cache based environment. A memory may be coupled to a plurality of processing units via a bus. Each processing unit may comprise a cache controller coupled to a cache associated with the processing unit. The cache controller may comprise a segment register comprising N bits where each bit in the segment register may be associated with a segment of memory divided into N segments. The cache controller may be configured to snoop a requested address on the bus. Upon determining which bit in the segment register is associated with the snooped requested address, the segment register may determine if the bit associated with the snooped requested address is set. If the bit is not set, then a cache search may not be performed thereby mitigating the power consumption associated with a snooped request cache search.Type: GrantFiled: January 28, 2002Date of Patent: November 30, 2004Assignee: International Business Machines CorporationInventors: Victor Roberts Augsburg, James Norris Dieffenderfer, Bernard Charles Drerup, Richard Gerard Hofmann, Thomas Andrew Sartorius, Barry Joe Wolford
-
Patent number: 6826706Abstract: An apparatus for evaluating at least one timer in the event of a timeout condition in a system includes circuitry that generates an indication that certain system conditions have occurred, clock circuitry, enabled by the indication, that generates a timeout counter enable signal, and a number of timer units, coupled to the clock circuitry, where each of the timer units is incremented an incrementing signal and reset by a monitored signal that represents conditions in the system. The apparatus includes comparison circuitry coupled to the timeout units, such that when at least one of the timer units reaches a predetermined count, the count, or the maximum count reached to this point, of each of the timer units is stored.Type: GrantFiled: June 12, 2001Date of Patent: November 30, 2004Assignee: International Buniess Machines CorporationInventor: Stephen Dale Hanna