Patents Assigned to A PLUS Co., Ltd.
  • Patent number: 7092105
    Abstract: A method and apparatus for measuring the three-dimensional surface shape of an object using color informations of light reflected by the object. The method and apparatus for measuring the three-dimensional surface shape of the object, in which a real-time measurement of the three-dimensional surface is performed by projecting a beam of light having color information onto the object and detecting color distribution information according to levels of the object, thereby obtaining level information of the object.
    Type: Grant
    Filed: October 31, 2001
    Date of Patent: August 15, 2006
    Assignee: Intek Plus Co., Ltd.
    Inventors: Ssang-Gun Lim, Gee-Hong Kim, Yi-Bae Choi, Sang-Yoon Lee
  • Patent number: 7042288
    Abstract: An object of the present invention is to provide a charge amplifier which can be operated at low cost so that electric charge generated in a piezoelectric pressure sensor having one end grounded is converted into a voltage signal. In the charge amplifier (1) according to an embodiment of the present invention, a plus side power source input terminal of an operational amplifier (5) is connected to a plus power source (+5 V) while a minus side power source input terminal of the operational amplifier (5) is grounded, so that the operational amplifier (5) is supplied with a single power source. Further, an offset voltage lower than the plus power source voltage but higher than the ground potential is applied to a non-inverted input terminal of the operational amplifier (5). Accordingly, change of pressure in both positive and negative directions can be converted into a voltage signal with the offset voltage as its center though the operational amplifier (5) is driven by a single power source.
    Type: Grant
    Filed: November 27, 2001
    Date of Patent: May 9, 2006
    Assignee: NGK Spark Plus Co., Ltd.
    Inventors: Masayoshi Matsui, Koji Okazaki
  • Patent number: 6873421
    Abstract: An apparatus and method for measuring a three-dimensional shape of an object using a projection moiré device. The method comprises the steps of obtaining a grid pattern image projected on a reference plane of a moving table and applying a buckets algorithm thereto, thereby achieving a reference phase, obtaining a grid pattern image projected on the object set on the moving table and applying a buckets algorithm thereto, thereby achieving an object phase, calculating a difference phase between the object phase and the reference phase, thereby achieving a moiré phase, and unwrapping the moiré phase, thereby achieving a level information of the object. The apparatus and method measure the three-dimensional shape using a projection grid without a reference grid, thereby achieving compactness of equipment, simplicity in usage and manufacturing cost reduction.
    Type: Grant
    Filed: October 31, 2001
    Date of Patent: March 29, 2005
    Assignee: Intek Plus Co., Ltd.
    Inventors: Ssang-Gun Lim, Seung-Woo Kim, Sang-Yoon Lee, Chang-Jin Chung, Yi-Bae Choi, Young-Sik Cho, Kyung-Keun Park
  • Publication number: 20040046171
    Abstract: A thin film transistor (TFT) including a polycrystalline active layer and a method for making the same are disclosed. An amorphous silicon layer is deposited on a substrate and is crystallized by using MILC (metal induced lateral crystallization) to provide a poly-silicon active layer of the TFT. Specifically, the amorphous silicon layer is poly-crystallized during a thermal treatment of the active layer. The thermal treatment causes the MILC of the active layer propagating from portions of the source and the drain regions on which MILC source metal is formed through the contact holes of the TFT.
    Type: Application
    Filed: April 30, 2003
    Publication date: March 11, 2004
    Applicant: PT Plus Co. Ltd., a Korean corporation
    Inventors: Seok Woon LEE, Seung Ki Joo
  • Patent number: 6692996
    Abstract: The present invention relates to a method for crystallizing the active layer of a thin film transistor utilizing crystal filtering technique. According to the conventional metal induced lateral crystallization (MILC) method, amorphous silicon layer can be crystallized into poly-crystal silicon layer. According the crystal filtering technique of the present invention, amorphous silicon layer can be single-crystallized by filtering a single crystal component from the poly-crystal region being crystallized by MILC. The TFT fabricated including an active layer crystallized according to the present method has significantly improved electrical characteristics such as electron mobility and leakage current as compared to the TFT including a poly-crystal silicon active layer made by conventional methods. The invention also provides various TFT fabrication methods applying the crystal filtering technique.
    Type: Grant
    Filed: April 4, 2001
    Date of Patent: February 17, 2004
    Assignee: PT Plus Co., Ltd.
    Inventors: Seok Woon Lee, Seung Ki Joo
  • Patent number: 6596573
    Abstract: A thin film transistor (TFT) including a polycrystalline active layer and a method for making the same are disclosed. An amorphous silicon layer is deposited on a substrate and is crystallized by using MJLC (metal induced lateral crystallization) to provide a poly-silicon active layer of the TFT. Specifically, the amorphous silicon layer is poly-crystallized during a thermal treatment of the active layer. The thermal treatment causes the MILC of the active layer propagating from portions of the source and the drain regions on which MILC source metal is formed through the contact holes of the TFT.
    Type: Grant
    Filed: April 4, 2001
    Date of Patent: July 22, 2003
    Assignee: PT Plus Co. Ltd.
    Inventors: Seok Woon Lee, Seung Ki Joo
  • Patent number: 6548331
    Abstract: A method for fabricating a TFT including a crystalline silicon active layer is disclosed, in which the metal which induced the crystallization of the active layer is offset from a gate electrode utilizing a mask used to form a lightly doped drain (LDD) region or an offset junction region in the active layer. The TFT includes a silicon active layer crystallized by crystallization inducing metal and a gate electrode, and has an LDD region or an offset junction region formed in the vicinity of the channel region. The method for fabricating the TFT forms a metal offset region without using an additional photoresist forming process, and forms a LDD region by conducting a low density doping in the metal offset region. As a result, a transistor made according to the present invention has low leakage current in its off-state, and has stable electrical characteristics in its on-state.
    Type: Grant
    Filed: April 4, 2001
    Date of Patent: April 15, 2003
    Assignee: PT Plus Co. Ltd.
    Inventors: Seok Woon Lee, Seung Ki Joo
  • Publication number: 20020074548
    Abstract: A thin film transistor (TFT) including a polycrystalline active layer and a method for making the same are disclosed. An amorphous silicon layer is deposited on a substrate and is crystallized by using MILC (metal induced lateral crystallization) to provide a poly-silicon active layer of the TFT. Specifically, the amorphous silicon layer is poly-crystallized during a thermal treatment of the active layer. The thermal treatment causes the MILC of the active layer propagating from portions of the source and the drain regions on which MILC source metal is formed through the contact holes of the TFT. The TFT fabricated according to the present invention has improved electrical characteristics such as electron mobility and leakage current. The present invention further improves the performance of the TFT by making the MILC boundary is formed outside of the channel region so that the MILC boundary may not adversely affect the operation of the TFT.
    Type: Application
    Filed: April 4, 2001
    Publication date: June 20, 2002
    Applicant: PT Plus Co. Ltd.
    Inventors: Seok Woon Lee, Seung Ki Joo
  • Publication number: 20020068392
    Abstract: A method for fabricating a TFT including a crystalline silicon active layer is disclosed, in which the metal which induced the crystallization of the active layer is offset from a gate electrode utilizing a mask used to form a lightly doped drain (LDD) region or an offset junction region in the active layer. The TFT includes a silicon active layer crystallized by crystallization inducing metal and a gate electrode, and has an LDD region or an offset junction region formed in the vicinity of the channel region. The method for fabricating the TFT forms a metal offset region without using an additional photoresist forming process, and forms a LDD region by conducting a low density doping in the metal offset region. As a result, a transistor made according to the present invention has low leakage current in its off-state, and has stable electrical characteristics in its on-state.
    Type: Application
    Filed: April 4, 2001
    Publication date: June 6, 2002
    Applicant: PT Plus Co. Ltd.
    Inventors: Seok Woon Lee, Seung Ki Joo
  • Publication number: 20020056839
    Abstract: The present invention relates to a method of crystallizing an amorphous silicon thin film by thermal annealing the amorphous silicon thin film vapor deposited on a substrate in order to form a polycrystalline silicon thin film, and a semiconductor device fabricated by the method. According to the present invention, it is constructed such that a light-absorbing layer having absorbance of light much higher than that of the substrate or the amorphous silicon thin film is formed around the amorphous silicon thin film and is heated by a lamp when crystallizing the amorphous silicon thin film vapor deposited on the substrate by rapid annealing. Therefore, the temperature of the amorphous silicon thin film can be raised while restraining the increase in temperature of the substrate to the utmost. Accordingly, the amorphous silicon thin film can be crystallized without deformation of the substrate.
    Type: Application
    Filed: May 14, 2001
    Publication date: May 16, 2002
    Applicant: PT Plus Co. Ltd.
    Inventors: Seung Ki Joo, Yeo Geon Yoon, Tae Kyung Kim
  • Publication number: 20020058365
    Abstract: The present invention relates to a method for crystallizing the active layer of a thin film transistor utilizing crystal filtering technique. According to the conventional metal induced lateral crystallization (MILC) method, amorphous silicon layer can be crystallized into poly-crystal silicon layer. According the crystal filtering technique of the present invention, amorphous silicon layer can be single-crystallized by filtering a single crystal component from the poly-crystal region being crystallized by MILC. The TFT fabricated including an active layer crystallized according to the present method has significantly improved electrical characteristics such as electron mobility and leakage current as compared to the TFT including a poly-crystal silicon active layer made by conventional methods. The invention also provides various TFT fabrication methods applying the crystal filtering technique.
    Type: Application
    Filed: April 4, 2001
    Publication date: May 16, 2002
    Applicant: PT Plus Co. Ltd.
    Inventors: Seok Woon Lee, Seung Ki Joo
  • Patent number: 5936403
    Abstract: The subject of the invention is a weak-field magnetic sensor with the following features: etched circuit coils are substituted for conventional coil technology. The sensor includes an amorphous core having epoxy bases stacked relative to one another on the top and bottom surfaces thereof. One epoxy base has a coil Y etched thereon. A second epoxy base has a coil X etched thereon. The remaining epoxy base has circular patterns etched thereon. The amorphous core is formed from at least two amorphous thin boards stacked on opposite sides of an epoxy base thin board. The epoxy base thin board has a particular pattern etched thereon and the capacity for vertical conductivity. The coil conductor size and position accuracy is controlled in increments of microns by the etching process. The range of detection errors and the level of reception has no non-uniformities. A thin and small sensor in terms of the structure is therefore enabled.
    Type: Grant
    Filed: December 27, 1995
    Date of Patent: August 10, 1999
    Assignee: A PLUS Co., Ltd.
    Inventor: Yasuhiro Tamura