Abstract: A memory device with a dynamic random access memory (DRAM) having an array of a plurality of rows and columns of memory elements; a cache memory formed integrally with the DRAM and includinmg at least one register with a plurality of memory elements and connected in pitch-matched relation to the DRAM array, the number of memory elements in a row of the DRAM being n times the number of memory elements in the at least one register, n being an integer greater than or equal to 2; and a connector for connecting the at least one register to the DRAM, the connector for the at least one register being a bus having a width corresponding to the number of memory elements therein.
Type:
Grant
Filed:
October 1, 1996
Date of Patent:
February 3, 1998
Assignee:
Accelerix Limited
Inventors:
Dennis A. Fielder, James H. Derbyshire, Peter B. Gillingham, Cormac M. O'Connell, Randall R. Torrance
Abstract: A single chip display processor comprised of a dynamic random access memory (DRAM) for storing at least one of graphics and video pixel data, a pixel data unit (PDU) for processing the pixel data, integrated in the same integrated circuit (IC) chip as the DRAM, the IC chip further comprising a massively parallel bus for transferring blocks of pixel data at the same time from the DRAM to the PDU, whereby the PDU can process the blocks of pixel data for subsequent display of processed pixel data.
Type:
Grant
Filed:
June 2, 1994
Date of Patent:
December 2, 1997
Assignee:
Accelerix Limited
Inventors:
Dennis Fielder, James Derbyshire, Peter Gillingham, Randy Torrance, Cormac O'Connell