Abstract: A clock circuit includes a latch circuit, a memory state latch circuit, a memory state trigger circuit and a clock trigger circuit. The latch circuit is configured to latch an enable signal, and to generate a latch output signal based on a first clock signal or an output clock signal. The memory state latch circuit is configured to generate the output clock signal responsive to a first control signal. The memory state trigger circuit is coupled to the memory state latch circuit, and configured to adjust the output clock signal responsive to the latch output signal. The clock trigger circuit is coupled to the latch circuit or the memory state trigger circuit by a first node, configured to generate the first clock signal responsive to a second clock signal, and configured to control the latch circuit and the memory state trigger circuit based on the first clock signal.
Abstract: Provided is a method and system for vapor deposition of a coating material onto a semiconductor substrate. In an embodiment, photoresist is deposited. An in-situ baking process may be performed with the vapor deposition. In an embodiment, a ratio of chemical components of a material to be deposited onto the substrate is changed during the deposition. Therefore, a layer having a gradient chemical component distribution may be provided. In an embodiment, a BARC layer may be provided which includes a gradient chemical component distribution providing an n,k distribution through the layer. Other materials that may be vapor deposited include pattern freezing material.
Abstract: A method for defect-based scan analysis comprises, determining a neighborhood net for a circuit node, injecting defects into the neighborhood net, modeling the defects with stuck-at-0 and stuck-at-1 fault models, generating and applying test patterns to the neighborhood net, determining whether the injected defects are observable as faults, adding the test patterns to a set of effective test patterns if the defects are observable, mapping the test patterns to possible stuck-at-0 faults or stuck-at-1 faults, collecting stuck-at-0 and stuck-at-1 fault test patterns, performing stuck-at-0 and stuck-at-1 fault simulations using the stuck-at-0 and stuck-at-1 fault test patterns, respectively, generating first and second fault lists, combining first and second fault lists into combined fault lists, deriving a description of the combined fault lists using a complete set of fault models, filtering the combined fault lists to yield a collection of effective faults, and determining a defect for each of the effective fa