Patents Assigned to Altera Canada Co.
-
Patent number: 9281911Abstract: The present invention discloses a method of detecting and correcting skew across a plurality of transmitting lanes. Through the use of an N framer system, including a frame start signal and a frame synchronization signal, skew can be detected and corrected by writing data from a plurality of framers into offsetting bit locations of a plurality of buffers. The present invention also provides a method of transmitting data in a multiple lane distribution (MLD) transmission system.Type: GrantFiled: April 2, 2014Date of Patent: March 8, 2016Assignee: Altera Canada Co.Inventor: Wally Haas
-
Patent number: 9264381Abstract: The present invention discloses an apparatus to implement a m=n Non-Blocking Minimal Spanning Switch, where n=the total number of data input signals and m=the total number of data output signals and m=the number of crossbar connections in each switch. Data is input to the switch as a plurality of frames, whereby each crossbar connection contains a framer which detects framing patterns in the data. Skewed data is re-aligned and buffered so that the data output by each crossbar connection is equal and identical, thus any crossbar connection may be used to ensure a connection, eliminating the possibility of data interrupts.Type: GrantFiled: June 7, 2013Date of Patent: February 16, 2016Assignee: Altera Canada Co.Inventor: Wally Haas
-
Patent number: 9208117Abstract: The present invention discloses a method of accessing stored information in multi-framed data transmissions, comprising at least one control interface and at least one elastic store, wherein the control interface accesses the elastic store through a mailbox communications method.Type: GrantFiled: July 12, 2012Date of Patent: December 8, 2015Assignee: Altera Canada Co.Inventors: Wally Haas, Michael Kenneth Anstey
-
Patent number: 9063872Abstract: A method of performing forward error correction with configurable latency, where a configurable latency algorithm evaluates a target Bit Error Rate (BER) against an actual BER and adjusts the size of a configurable buffer such that the target BER may be achieved when utilizing the smallest buffer size possible. When errors are corrected without the utilization of each of the configurable buffer locations, the algorithm reduces the size of the buffer by y buffer locations; the algorithm may continue to successively reduce the size of said buffer until the minimum number of buffer locations are utilized to achieve the target BER. If the buffer locations have been reduced such that the buffer size is too small and the target BER cannot be achieved, the algorithm may increase the size of the buffer until the minimum number of buffer locations are utilized to achieve the target BER.Type: GrantFiled: December 23, 2013Date of Patent: June 23, 2015Assignee: Altera Canada Co.Inventors: Wally Haas, Chuck Rumbolt
-
Patent number: 9043685Abstract: The present invention discloses a method and apparatus for processing and error correction of a GFP-T superblock, where the 64 bytes of payload data of a first superblock are buffered in the first page of a two-page buffer. The flag byte is buffered in a separate buffer, and a CRC operation is performed in a separate logic element. The result of the CRC operation is checked against a single syndrome table which may indicate single- or multi-bit errors. As the payload data of the first superblock is processed and read out of the first page of the two-page buffer, the payload data of a second superblock is written into the second page of the two-page buffer to be processed and corrected.Type: GrantFiled: February 5, 2010Date of Patent: May 26, 2015Assignee: Altera Canada Co.Inventor: Xiaoning Zhang
-
Patent number: 8923441Abstract: An overhead processor for data transmission in digital communications is disclosed. Incoming data is transmitted along a datapath. If there are two or more groups of incoming data, arriving separately, the initial group(s) of received data can be held in an elastic store until the arrival of additional group(s) of data, and upon the arrival of additional group(s) of data, all received data are combined and transmitted into flip-flop(s). The data is transmitted from said flip-flop(s) to a logic element to determine the new data context of imminent incoming data prior to any additional incoming bytes arriving along the datapath. Therefore, the number of overhead processors required for multi-byte data transmission is reduced, potentially reducing the number of required overhead processors in digital communications to 1.Type: GrantFiled: February 22, 2013Date of Patent: December 30, 2014Assignee: Altera Canada Co.Inventor: Wally Haas
-
Publication number: 20140237013Abstract: The present invention discloses a pseudo-random bit sequence (PRBS) generator which outputs the entire datapath, or entire pseudo-random bit sequence, over one single clock cycle. This is accomplished by removing redundancy, or any redundant exclusive-or gates from linear feedback shift registers; using logic to identify the critical path and optimal shift for the critical path; and dividing the datapath into several pipeline stages to increase the clock rate (i.e., transmission speed).Type: ApplicationFiled: April 23, 2014Publication date: August 21, 2014Applicant: ALTERA CANADA CO.Inventor: Junjie Yan
-
Publication number: 20140189446Abstract: A method of performing forward error correction with configurable latency, where a configurable latency algorithm evaluates a target Bit Error Rate (BER) against an actual BER and adjusts the size of a configurable buffer such that the target BER may be achieved when utilizing the smallest buffer size possible. When errors are corrected without the utilization of each of the configurable buffer locations, the algorithm reduces the size of the buffer by y buffer locations; the algorithm may continue to successively reduce the size of said buffer until the minimum number of buffer locations are utilized to achieve the target BER. If the buffer locations have been reduced such that the buffer size is too small and the target BER cannot be achieved, the algorithm may increase the size of the buffer until the minimum number of buffer locations are utilized to achieve the target BER.Type: ApplicationFiled: December 23, 2013Publication date: July 3, 2014Applicant: ALTERA CANADA CO.Inventors: Wally Haas, Chuck Rumbolt
-
Patent number: 8745113Abstract: The present invention discloses a pseudo-random bit sequence (PRBS) generator which outputs the entire datapath, or entire pseudo-random bit sequence, over one single clock cycle. This is accomplished by removing redundancy, or any redundant exclusive-or gates from linear feedback shift registers; using logic to identify the critical path and optimal shift for the critical path; and dividing the datapath into several pipeline stages to increase the clock rate (i.e., transmission speed).Type: GrantFiled: July 1, 2009Date of Patent: June 3, 2014Assignee: Altera Canada Co.Inventor: Junjie Yan
-
Patent number: 8718215Abstract: The present invention discloses a method and apparatus for addressing the issue of clock skew in a data signal while making efficient use of space on an integrated chip (IC) by utilizing a physical delay line controlled by a state machine in conjunction with pre-requisite chip architecture. The pre-requisite chip architecture samples the incoming data signal in response to a clocking signal input from the physical delay line; the physical delay line responds to commands from the state machine to increment the delay of the physical delay line to produce samples which describe the incoming data signal and delineate its data valid window.Type: GrantFiled: July 1, 2013Date of Patent: May 6, 2014Assignee: Altera Canada Co.Inventors: Wally Haas, Mutema John Pittman
-
Patent number: 8705581Abstract: The present invention discloses a method of detecting and correcting skew across a plurality of transmitting lanes. Through the use of an N framer system, including a frame start signal and a frame synchronization signal, skew can be detected and corrected by writing data from a plurality of framers into offsetting bit locations of a plurality of buffers. The present invention also provides a method of transmitting data in a multiple lane distribution (MLD) transmission system.Type: GrantFiled: January 25, 2013Date of Patent: April 22, 2014Assignee: Altera Canada Co.Inventor: Wally Haas
-
Patent number: 8645771Abstract: A method of performing forward error correction with configurable latency, where a configurable latency algorithm evaluates a target Bit Error Rate (BER) against an actual BER and adjusts the size of a configurable buffer such that the target BER may be achieved when utilizing the smallest buffer size possible. When errors are corrected without the utilization of each of the configurable buffer locations, the algorithm reduces the size of the buffer by y buffer locations; the algorithm may continue to successively reduce the size of said buffer until the minimum number of buffer locations are utilized to achieve the target BER. If the buffer locations have been reduced such that the buffer size is too small and the target BER cannot be achieved, the algorithm may increase the size of the buffer until the minimum number of buffer locations are utilized to achieve the target BER.Type: GrantFiled: March 11, 2013Date of Patent: February 4, 2014Assignee: Altera Canada Co.Inventors: Wally Haas, Chuck Rumbolt
-
Patent number: 8560915Abstract: The present invention discloses a method and apparatus for performing forward error correction with a multi-dimensional Bose Ray-Chaudhuri Hocquenghem (BCH) product code, and a method for detecting false decoding errors in frame-based data transmission systems.Type: GrantFiled: December 12, 2012Date of Patent: October 15, 2013Assignee: Altera Canada Co.Inventors: Chuck Rumbolt, Wally Haas
-
Publication number: 20130230055Abstract: An overhead processor for data transmission in digital communications is disclosed. Incoming data is transmitted along a datapath. If there are two or more groups of incoming data, arriving separately, the initial group(s) of received data can be held in an elastic store until the arrival of additional group(s) of data, and upon the arrival of additional group(s) of data, all received data are combined and transmitted into flip-flop(s). The data is transmitted from said flip-flop(s) to a logic element to determine the new data context of imminent incoming data prior to any additional incoming bytes arriving along the datapath. Therefore, the number of overhead processors required for multi-byte data transmission is reduced, potentially reducing the number of required overhead processors in digital communications to 1.Type: ApplicationFiled: February 22, 2013Publication date: September 5, 2013Applicant: ALTERA CANADA CO.Inventor: Wally Haas
-
Patent number: 8498370Abstract: The present invention discloses a method and apparatus for addressing the issue of clock skew in a data signal while making efficient use of space on an integrated chip (IC) by utilizing a physical delay line controlled by a state machine in conjunction with pre-requisite chip architecture. The pre-requisite chip architecture samples the incoming data signal in response to a clocking signal input from the physical delay line; the physical delay line responds to commands from the state machine to increment the delay of the physical delay line to produce samples which describe the incoming data signal and delineate its data valid window.Type: GrantFiled: December 14, 2009Date of Patent: July 30, 2013Assignee: Altera Canada Co.Inventors: Wally Haas, Mutema John Pittman
-
Patent number: 8477770Abstract: The present invention discloses an apparatus to implement a m=n Non-Blocking Minimal Spanning Switch, where n=the total number of data input signals and m=the total number of data output signals and m=the number of crossbar connections in each switch. Data is input to the switch as a plurality of frames, whereby each crossbar connection contains a framer which detects framing patterns in the data. Skewed data is re-aligned and buffered so that the data output by each crossbar connection is equal and identical, thus any crossbar connection may be used to ensure a connection, eliminating the possibility of data interrupts.Type: GrantFiled: July 23, 2012Date of Patent: July 2, 2013Assignee: Altera Canada Co.Inventor: Wally Haas
-
Publication number: 20130132794Abstract: The present invention discloses a method and apparatus for performing forward error correction with a multi-dimensional Bose Ray-Chaudhuri Hocquenghem (BCH) product code, and a method for detecting false decoding errors in frame-based data transmission systems.Type: ApplicationFiled: December 12, 2012Publication date: May 23, 2013Applicant: ALTERA CANADA CO.Inventor: ALTERA CANADA CO.
-
Patent number: 8385472Abstract: An overhead processor for data transmission in digital communications, where a state machine, including a logic element and a flip-flop, is able to process a “previous” data state and a “next” data state simultaneously by storing the previous state in an external elastic storage element until the next state arrives along the datapath. By employing flip-flops on the path from the logic element to the elastic store and on the path from the elastic store to the logic element, data is transmitted faster, resulting in the ability for both the previous data state and the next data state to be transmitted simultaneously, in one clock cycle, requiring half of the transmission time required by prior art.Type: GrantFiled: April 11, 2011Date of Patent: February 26, 2013Assignee: Altera Canada Co.Inventor: Wally Haas
-
Patent number: 8363684Abstract: The present invention discloses a method of detecting and correcting skew across a plurality of transmitting lanes. Through the use of an N framer system, including a frame start signal and a frame synchronization signal, skew can be detected and corrected by writing data from a plurality of framers into offsetting bit locations of a plurality of buffers. The present invention also provides a method of transmitting data in a multiple lane distribution (MLD) transmission system.Type: GrantFiled: February 17, 2012Date of Patent: January 29, 2013Assignee: Altera Canada Co.Inventor: Wally Haas
-
Patent number: 8359518Abstract: The present invention discloses a method and apparatus for performing forward error correction with a multi-dimensional Bose Ray-Chaudhuri Hocquenghem (BCH) product code, and a method for detecting false decoding errors in frame-based data transmission systems.Type: GrantFiled: February 9, 2010Date of Patent: January 22, 2013Assignee: Altera Canada Co.Inventors: Chuck Rumbolt, Wally Haas