Patents Assigned to AMD, Inc.
-
Patent number: 7903118Abstract: Embodiments described herein provide a programmable mapping scheme for mapping information to resources of a system. In an embodiment, a programmable lattice method operates to map information to resources of a system. For example, the programmable lattice method can be used to map pixel data to graphics processing resources of a graphics processing system. In another embodiment, a programmable hybrid method operates to map information to resources of a system. For example, the programmable hybrid method can be used to map pixel data to graphics processing resources of a graphics processing system. The mapping methods described are applicable to any multi-dimensional array processing (e.g., 2D and 3D). The methods provide a uniform distribution of resources and tend to reduce resource collisions when allocating information to a resource.Type: GrantFiled: November 14, 2005Date of Patent: March 8, 2011Assignee: AMD Inc.Inventors: Konstantine Iourcha, Gordon Elder, Elaine Poon
-
Patent number: 7456105Abstract: This disclosure describes a low particle concentration formulation for slurry which is particularly useful in continuous CMP polishing of copper layers during semiconductor wafer manufacture. The slurry is characterized by particle concentrations generally less than 2 wt %, and advantageously less than 1 wt %. In particular embodiments, where the particle concentration is in a range of 50 to 450 PPM, an 8-fold increase in polishing rate over reactive liquid slurries has been realized. Slurries thus formulated also achieve a reduction in defectivity and in the variations in planarity from wafer to wafer during manufacture, by improving the stability of polishing quality. The slurry formulations permit substantial cost savings over traditional 2-component, reactive liquid and fixed/bonded abrasive slurries. In addition the formulations provides an advantageous way during CMP to easily change the selectivity or rate of removal of one film material vs. another.Type: GrantFiled: December 17, 2002Date of Patent: November 25, 2008Assignees: AMD, Inc., Motorola, Inc.Inventors: Kevin Elliot Cooper, Jennifer Lynn Cooper, Janos Farkas, John C. Flake, Johannes Friedrich Groschopf, Yuri Solomentsev
-
Patent number: 7109101Abstract: In the fabrication of semiconductor devices using the PECVD process to deposit hardmask material such as amorphous carbon, structure and process are described for reducing migration of species from the amorphous carbon which can damage an overlying photoresist. In one embodiment useful to 248 nm and 193 nm photolithography exposure wavelengths, amorphous carbon is plasma-deposited on a substrate to pre-defined thickness and pre-defined optical properties. A SiON layer is combined with a silicon-rich oxide layer, a silicon-rich nitride layer or a TEOS layer to create a capping layer resistant to species-migration. Layers are formulated to pre-determined thicknesses, refractive indices and extinction coefficients. The capping stacks constitute an effective etch mask for the amorphous carbon; and the hardmask properties of the amorphous carbon are not compromised. The disclosure has immediate application to fabricating polysilicon gates.Type: GrantFiled: May 6, 2003Date of Patent: September 19, 2006Assignees: AMD, Inc., Motorola, Inc.Inventors: Marilyn I. Wright, Srikanteswara Dakshina-Murthy, Kurt H. Junker, Kyle Patterson
-
Patent number: 6905967Abstract: In a feature layer of a semiconductor wafer, dummy tiles which overcome the tendency of dishing and erosion to occur during a CMP process are placed with various sizes and in various positions. An isolation zone is provided around active features. A scanning process of the feature layout surveys oxide density and nitride density over the wafer layer outside of said isolation zone. Values of the ratios of oxide/nitride density for two or more length scales which define tiling zones, are calculated. Tile placement and sizing in the zones is dependent upon the oxide/nitride density ratio values; and further upon an oxide deposition model specific to the oxide used in the fabrication process and upon a polishing model of the CMP process being employed.Type: GrantFiled: March 31, 2003Date of Patent: June 14, 2005Assignees: AMD, Inc., Motorola, Inc.Inventors: Ruiqi Tian, Edward Outlaw Travis, Jr., Thomas Michael Brown
-
Patent number: 6690580Abstract: This disclosure describes use of dielectric islands embedded in metallized regions of a semiconductor device. The islands are formed in a cavity of a dielectric layer, as upright pillars attached at their base to an underlying dielectric. The islands break up the metal-dielectric interface and thus resist delamination of metal at this interface. The top of each island pillar is recessed from the cavity entrance by a selected vertical distance. This distance may be varied within certain ranges, to place the island tops in optimal positions below the top surface plane of the dielectric. Metallization introduced into the cavity containing the islands, submerges the island tops to at least a minimum distance to provide a needed minimum thickness of continuous metal. The continuous metal surface serves favorably as a last metal layer for attaching solder or for bump-bonding package to the IC; and also serves as an intermediate test or probe pad in an interior layer.Type: GrantFiled: March 7, 2002Date of Patent: February 10, 2004Assignees: AMD, Inc., Motorola, Inc.Inventors: Cindy K. Goldberg, John Iacoponi
-
Patent number: 6266679Abstract: The present invention provides for a method and an apparatus for archiving and retrieving data. At least one top-level directory is created to store files. A file-location database is created to track stored files in the top level directory. Files from a primary database are received. Files received from the database are archived into the top level directory, in response to receiving files from a primary database. An immediate backup of the archived files is created. A long-term backup of the archived files is created.Type: GrantFiled: October 12, 1999Date of Patent: July 24, 2001Assignee: AMD. Inc.Inventors: Bruce Szalwinski, Michael E. Winslett
-
Patent number: 6248602Abstract: The present invention provides for a method and an apparatus for performing automated rework in a manufacturing process. A lot of semiconductor devices is processed using a first set of control input parameters. The first set of control input parameters is stored in a memory location. Process data from the processing of the lot of semiconductor devices is acquired. Errors in the process data are analyzed. At least one automated rework procedure is performed on the lot of semiconductor devices in response to the analysis of the process data.Type: GrantFiled: November 1, 1999Date of Patent: June 19, 2001Assignee: AMD, Inc.Inventors: Christopher A. Bode, William Jarrett Campbell
-
Patent number: 6103559Abstract: A method is provided for fabricating a semiconductor device, the method including forming a first dielectric layer above a structure and forming an island of a sacrificial layer above the first dielectric layer. The method also includes introducing a first dopant into first portions of the structure, leaving a second portion of the structure protected by the island, and removing first portions of the island leaving a second portion of the island. The method further includes introducing a second dopant into the first portions and third portions of the structure, leaving a fourth portion of the structure protected by the second portion of the island. The method additionally includes forming a second dielectric layer adjacent the second portion of the island, removing the second portion of the island, forming a gate dielectric above the fourth portion of the structure and forming a gate conductor above the gate dielectric.Type: GrantFiled: March 30, 1999Date of Patent: August 15, 2000Assignee: AMD, Inc. (Advanced Micro Devices)Inventors: Mark I. Gardner, H. Jim Fulford, Derick J. Wristers
-
Patent number: 5905997Abstract: Multiple banks associated with a multiple set associative cache are stored in a single chip, reducing the number of SRAMs required. Certain status information for the second level (L2) cache is stored with the status information of the first level cache. This enhances the speed of operations by avoiding a status look-up and modification in the L2 cache during a write operation. In addition, the L2 cache tag address and status bits are stored in a portion of one bank of the L2 data RAMs, further reducing the number of SRAMs required. Finally, the present invention also provides local read-write storage for use by the processor by reserving a number of L2 cache lines.Type: GrantFiled: October 17, 1996Date of Patent: May 18, 1999Assignee: AMD Inc.Inventor: David R. Stiles