Patents Assigned to Analog Devices Technology
-
Publication number: 20160112037Abstract: A control circuit for use with a four terminal sensor, such as a glucose sensor. The Glucose sensor is a volume product and typically its manufacture will want to make it as inexpensively as possible. This may give rise to variable impedances surrounding the active cell of the sensor. Typically the sensor has first and second drive terminals and first and second measurement terminals, so as to help overcome the impedance problem. The control circuit is arranged to drive at least one of the first and second drive terminals with an excitation signal, and control the excitation signal such that a voltage difference between the first and second measurement terminals is within a target range of voltages. To allow the control circuit to work with a variety of measurement cell types the control circuit further comprises voltage level shifters for adjusting a voltage at one or both of the drive terminals, or for adjusting a voltage received from one or both of the measurement terminals.Type: ApplicationFiled: October 17, 2014Publication date: April 21, 2016Applicant: Analog Devices TechnologyInventors: Colin G. LYDEN, Donal BOURKE
-
Publication number: 20160100243Abstract: A headset driver circuit is described which comprises a connector interface. The connector interface comprises a first terminal, a second terminal and a third terminal for establishing respective electrical connections to a first speaker, a microphone and a common ground node of a headphone, earphone or headset, respectively. A first power amplifier is coupled to the first terminal to supply a first audio output signal to the first speaker of the headset. A first switch arrangement comprises a first ground switch is configured for selectively connecting and disconnecting the second terminal and a ground node of the headset driver circuit. The headset driver circuit further comprises a second ground switch configured for selectively connecting and disconnecting the third terminal and the ground node. The headset driver circuit also comprises a differential preamplifier, e.g.Type: ApplicationFiled: October 3, 2014Publication date: April 7, 2016Applicant: Analog Devices TechnologyInventors: Ulrik Sørensen Wismar, Sejun Kim
-
Publication number: 20160094240Abstract: It is known to perform sample rate conversion. A sample rate converter is arranged to receive digital data at an input sample rate Fs and to output data at an output sample rate Fo, where Fo=Fs/N, and N is decimation factor greater than 1. A problem can arise with sample rate converters when a user wishes to change the decimation rate. Generally a sample rate converter needs to discard the samples in its filter when the decimation rate is changed, and the filter output is unusable until the filter has refilled with values taken at the new decimation rate. The sample rate converter provided here does not suffer from this problem. The sample rate converter includes at least Q channels.Type: ApplicationFiled: September 25, 2014Publication date: March 31, 2016Applicant: Analog Devices TechnologyInventors: Anthony Evan O'Shaughnessy, Colin Lyden, Joseph Peter Canning
-
Publication number: 20160080181Abstract: An oscillator for a signal isolator system includes a capacitor and an inductor connected in parallel, two pairs of cross-coupled switches and a control switch. The capacitor, the inductor and the cross-coupled switches form an oscillator. The control switch controls operation of the oscillator between an ON state and an OFF state in response to a data signal to be communicated across an isolation barrier. The inductor may be formed from a winding of an isolation transformer, which reduces component count as compared to a system that provides a separate inductor. Other embodiments may include a current-supplying kickstart circuit and a shorting transistor that can speed transition between the ON and OFF states.Type: ApplicationFiled: September 15, 2014Publication date: March 17, 2016Applicant: Analog Devices TechnologyInventors: Ruida Yun, Yuanjie Sun, Baoxing Chen
-
Publication number: 20150303887Abstract: A system has a baseband gain stage to receive incoming in-phase and quadrature voltage signals and output in-phase and quadrature current signals, a mixer core arranged to receive the in-phase and quadrature current signals and output radio frequency signals, and a variable gain amplifier to receive the radio frequency signals and produce a broadband radio signal.Type: ApplicationFiled: April 22, 2014Publication date: October 22, 2015Applicant: Analog Devices TechnologyInventors: EBERHARD BRUNNER, JEFF VENUTI
-
Publication number: 20150281836Abstract: A transducer amplification circuit may include a preamplifier circuit with a signal input receiving a transducer signal to provide an amplified transducer signal comprising audible frequency components and ultrasonic frequency components. The transducer amplification circuit may include a first sigma-delta modulator configured to sample and quantize the amplified transducer signal to generate a first digital transducer signal comprising a first quantization noise signal. The first sigma-delta modulator may include a first noise transfer function having a high pass response in at least a portion of an audible frequency range to push the quantization noise signal to ultrasonic frequencies. A second sigma-delta modulator is configured to sample and quantize the amplified transducer signal to generate a second digital transducer signal comprising a second quantization noise signal.Type: ApplicationFiled: March 31, 2014Publication date: October 1, 2015Applicant: Analog Devices TechnologyInventors: Khiem Quang Nguyen, Kim Spetzler BERTHELSEN, Robert ADAMS
-
Publication number: 20150270805Abstract: Apparatus and methods for autozero amplifiers are provided herein. In certain configurations, an autozero amplifier includes at least three transconductance stages and an autozero timing control circuit configured to control an autozero sequence of the transconductance stages. The autozero timing control circuit can stagger autozeroing of the transconductance stages, such that a relatively small amount of the amplifier's amplification circuitry is connected to or disconnected from the amplifier's signal path at any given time. For example, in certain configurations, when one of the transconductance stages in autozeroed over a particular time interval, the remaining transconductance stages can operate in parallel to provide amplification during that time interval.Type: ApplicationFiled: March 24, 2014Publication date: September 24, 2015Applicant: Analog Devices TechnologyInventors: Roberto S. Maurino, Venkata Aruna Srikanth Nittala, Abhilasha Kawle, Sanjay Rajasekhar
-
Publication number: 20150207403Abstract: A charge pump cell, comprising: an input node; an output node; Q channels, where Q is an integer greater than one, and where at least two of the channels comprise: a capacitor; a unidirectional current flow device; an output diode; and a channel drive signal node; and wherein a first current flow node of the unidirectional current flow device is connected to a first node of the capacitor at a channel node, a second node of the capacitor is connected to the channel drive signal node, a second current flow node of the unidirectional current flow device is connected to the input node, and the output diode is connected between the channel node and the output nodeType: ApplicationFiled: January 21, 2014Publication date: July 23, 2015Applicant: Analog Devices TechnologyInventor: Barry P. KINSELLA
-
Publication number: 20150194879Abstract: This application discusses, among other things apparatus and methods for a voltage boost circuit. In an example, a voltage boost circuit can include first and second inverters, sharing a first supply node, and sharing a second supply node, a first charge transfer capacitor, configured to couple a first clock signal to the first inverter output, a second charge transfer capacitor, configured to couple a second clock signal to the second inverter output, the second clock signal being out-of-phase with the first clock signal, a first gate drive capacitor, configured to couple the first clock signal to the second inverter input, and a second gate drive capacitor, configured to couple the second clock signal to the first inverter input.Type: ApplicationFiled: January 3, 2014Publication date: July 9, 2015Applicant: Analog Devices TechnologyInventors: Roger Peppiette, Yanfeng Lu, Bin Shao, Linus Sheng
-
Publication number: 20150180425Abstract: This disclosure relates to temperature stabilization of at least a portion of an amplifier, such as a logarithmic amplifier, and/or a band gap reference circuit. In one aspect, one or more stages of an amplifier, a heater, and a temperature sensor are included in a semiconductor material and surrounded by thermally insulating sidewalls.Type: ApplicationFiled: December 23, 2013Publication date: June 25, 2015Applicant: Analog Devices TechnologyInventor: Dzianis Lukashevich
-
Publication number: 20150180486Abstract: Apparatus and methods for frequency lock enhancement of phase-locked loops (PLLs) are provided. In one aspect, a PLL can include a VCO and a calibration voltage generation circuit that can generate a calibration voltage for controlling a tuning voltage input of the VCO when the VCO is being coarsely tuned. Additionally, the calibration voltage generation circuit can sense a temperature of the PLL, and can control a voltage level of the calibration voltage to provide compensation based on the sensed temperature. The calibration voltage generation circuit can include a bandgap reference circuit configured to generate a zero-to-absolute-temperature (ZTAT) current and a proportional-to-absolute temperature (PTAT) current, and the calibration voltage can be generated based in part on a difference between the PTAT current and the ZTAT current.Type: ApplicationFiled: December 19, 2013Publication date: June 25, 2015Applicant: Analog Devices TechnologyInventors: Hyman Shanan, Michael F. Keaveney
-
Publication number: 20150180485Abstract: Apparatus and methods for frequency lock enhancement of phase-locked loops (PLLs) are provided. In one aspect, a PLL can include a VCO having a tuning voltage input and a frequency tuning circuit configured to set a frequency band setting of the VCO. The frequency tuning circuit can include a voltage monitor configured to compare the voltage level of the tuning voltage input to one or more tuning voltage threshold levels, a control circuit configured to control at least a frequency band setting and a bias current setting of the VCO, and an amplitude detection circuit configured to compare an amplitude of an oscillation signal of the VCO to one or more amplitude threshold levels.Type: ApplicationFiled: December 19, 2013Publication date: June 25, 2015Applicant: Analog Devices TechnologyInventors: Hyman Shanan, Michael F. Keaveney
-
Publication number: 20150158114Abstract: A phase corrector for laser trimming a component, the phase corrector comprising: a first correction structure located to a first side of the component, the first correction structure comprising first and second correction regions at first and second distances from the component; and a second correction structure located to a second side the component, the second correction structure comprising third and fourth correction regions at third and fourth distances from the component.Type: ApplicationFiled: December 10, 2013Publication date: June 11, 2015Applicant: Analog Devices TechnologyInventors: Bernard Patrick Stenson, Paul Martin Lambkin, Colette J. Blaney, John Beatty
-
Publication number: 20150160680Abstract: A proportional to absolute temperature, PTAT, circuit is provided. By judiciously combining circuit elements it is possible to generate a voltage at an output node of the circuit that is temperature dependent. Such a PTAT circuit can be used as a temperature sensor or can be combined with other temperature dependent circuits to provide a voltage reference.Type: ApplicationFiled: December 11, 2013Publication date: June 11, 2015Applicant: Analog Devices TechnologyInventor: Stefan MARINCA
-
Publication number: 20150162837Abstract: A power converter can include an electrical isolation circuit between input and output nodes. An input signal monitor node can be provided, such as on a converter output side of the isolation circuit. In an example, a peak detection circuit can be coupled to the input signal monitor node. The output node of the power converter can be configured to supply an output power signal that is a function of an input signal at the input node. The power converter can include multiple, independently-switchable switches at one or more of the input and output sides of the isolation circuit. In an example, the power converter with the input signal monitor node can be configured as a bias supply to provide power, at the output node, to a controller circuit for a main stage power converter circuit.Type: ApplicationFiled: December 9, 2013Publication date: June 11, 2015Applicant: Analog Devices TechnologyInventors: Jun Duan, Liuqing Yang, Xudong Huang, Zhijie Zhu, Renjian Xie
-
Publication number: 20150139283Abstract: A method for detecting a preamble in a received radio signal comprises demodulating a received radio signal based on a carrier derived from a local timing source to provide a digital signal comprising a sequence of bits oscillating at approximately a modulated data rate. A bit width of each successive bit of the digital signal is determined. If a pair of consecutive bit widths have a combined width within a threshold value, the bit pair is indicated as potentially belonging to a preamble. If a threshold number of potential preamble bit pairs in a sequence of bit pairs within a given window is detected, the sequence of bit pairs is indicated as potentially comprising a preamble. A measure of bit widths of at least some bits within a sequence of preamble bit pairs can be provided and a frequency of the local timing source can be adjusted according to said measure.Type: ApplicationFiled: November 20, 2013Publication date: May 21, 2015Applicant: Analog Devices TechnologyInventor: Michael Dalton
-
Publication number: 20150131705Abstract: A modulation scheme for long range transceiver utilizing a processing scheme in combination with a Hadamard transform is disclosed. The processing scheme can correspond to an industry standard or to other processing schemes. An input signal is parallelized through serial to parallel conversion. The processed parallel signals are orthogonalized using a Hadamard transform to allow multiple channel signals with increased throughput. Accordingly, the long range modulation scheme of this invention can achieve high efficiency and increased throughput while meeting performance goals of long range signal transmission.Type: ApplicationFiled: March 14, 2014Publication date: May 14, 2015Applicant: Analog Devices TechnologyInventors: Haim Primo, Yosef Stein, Oz Gabai
-
Publication number: 20150123256Abstract: A stress shield for a plastic integrated circuit package is disclosed. A shield plate is attached by an adhesive to a top surface of an integrated circuit die such that the shield plate covers less than all of the top surface and leaves bond pads exposed. A molding material is applied over the shield plate and the integrated circuit die. The shield plate shields the integrated circuit die from stresses imparted by the molding material.Type: ApplicationFiled: November 5, 2013Publication date: May 7, 2015Applicant: Analog Devices TechnologyInventors: Oliver J Kierse, Frank Poucher, Michael J. Cusack, Padraig L. Fitzgerald, Patrick Elebert
-
Publication number: 20150115923Abstract: A switching regulator or other apparatus or techniques can include load current monitoring to provide a digital representation of an estimated load current. Load current monitoring can be performed by a circuit including a counter circuit, a comparator circuit, and a digitally-controlled source coupled to the counter circuit and configured to adjust a bias condition of a sensing device in response to a count provided by the counter circuit in order to establish a proportional relationship between a current conducted by the sensing device and a corresponding current conducted by a power switching device. The counter circuit is configured to increment and decrement the count in response to information provided by the comparator output and the count is generally indicative of the estimated load current, such as an average load current.Type: ApplicationFiled: October 28, 2013Publication date: April 30, 2015Applicant: Analog Devices TechnologyInventor: Bin Shao
-
Publication number: 20150102949Abstract: A circuit may include a plurality of primary digital-to-analog (DAC) elements for converting a digital input signal into an analog output signal. A control circuit may control each primary DAC element to switch between a first state and a second state based on the digital input signal to provide the analog output signal at an output representing the digital input signal. A plurality of corrective DAC elements may be coupled in parallel to the plurality of primary DAC elements between the control circuit and the output. The plurality of corrective DAC elements may be controlled to mitigate for intersymbol interference (ISI) due to parasitic capacitance in the primary DAC elements. The plurality of corrective DAC elements may not contribute a direct current to the analog output signal.Type: ApplicationFiled: October 11, 2013Publication date: April 16, 2015Applicant: Analog Devices TechnologyInventor: Sanjay Rajasekhar