Patents Assigned to Analog Devices Technology
-
Patent number: 8854096Abstract: A transmission system may include an oscillator, a serializer, and a driver. The oscillator may generate at least two clock signals. The serializer may modulate a plurality of data streams based upon the at least two clock signals and a plurality of channels of data. The driver may receive and combine the plurality of data streams into a single output data stream, wherein the single output data stream has a clock frequency higher than frequency of each of the at least two clock signals.Type: GrantFiled: October 24, 2013Date of Patent: October 7, 2014Assignee: Analog Devices TechnologyInventors: Michael R. Elliott, Brad P. Jeffries, Michael D. Keane, Johan H. Mansson, Axel Zafra Petersson
-
Publication number: 20140285369Abstract: A multi-string DAC is described and comprises at least two DAC stages. Each DAC stage comprises a string of impedance elements and a switching network. A control loop is provided to control the Ron of the switching network and provide code dependent control of switches in a DAC switching network.Type: ApplicationFiled: March 14, 2014Publication date: September 25, 2014Applicant: ANALOG DEVICES TECHNOLOGYInventor: Dennis A. Dempsey
-
Publication number: 20140285249Abstract: A root-mean-square (RMS) detector includes detection circuitry having as an input a radio frequency signal, target voltage and a set voltage and a RMS signal as an output, and a gain stage within the detection circuitry to produce the RMS signal as an output. The gain stage provides for faster settling times of the detector.Type: ApplicationFiled: March 22, 2013Publication date: September 25, 2014Applicant: Analog Devices TechnologyInventor: Eberhard Brunner
-
Publication number: 20140266377Abstract: In one example, there is disclosed a hybrid analog-digital point-of-load controller (ADPOL) for use in a power supply. The ADPOL is configured to respond to transient current loads. In the presence of moderate current transients, power is clocked by a digital power core, which may be programmatically configured to adjust pulse width in response to the transient. In the presence of larger current transients, control may be passed to an analog transient compensator, which includes high-speed circuitry selecting between a very high-duty-cycle clock and a very low-duty-cycle clock, which will drive the transient back to the digital control domain.Type: ApplicationFiled: January 23, 2014Publication date: September 18, 2014Applicant: ANALOG DEVICES TECHNOLOGYInventor: Kareem Atout
-
Publication number: 20140268936Abstract: At least one embodiment provides a method for a nanopower boost regulator to startup from an ultra-low-voltage (such as 0.3V˜0.5V) for energy harvesting applications. The method does not necessarily require a special process or any external components such as mechanical switches. The startup circuit can include an asynchronous boost circuit to charge up an output with stacked power NMOS transistors, a ring oscillator, and/or a charge pump, along with accompanying circuitry.Type: ApplicationFiled: October 18, 2013Publication date: September 18, 2014Applicant: ANALOG DEVICES TECHNOLOGYInventors: Yanfeng Lu, Bin Shao
-
Publication number: 20140281435Abstract: In one particular example, this disclosure provides an efficient mechanism to determine the degree of parallelization possible for a loop in the presence of possible memory aliases that cannot be resolved at compile-time. Hardware instructions are provided that test memory addresses at run-time and set a mode or register that enables a single instance of a loop to run the maximum number of SIMD (Single Instruction, Multiple Data) lanes to run in parallel that obey the semantics of the original scalar loop. Other hardware features that extend applicability or performance of such instructions are enumerated.Type: ApplicationFiled: March 7, 2014Publication date: September 18, 2014Applicant: ANALOG DEVICES TECHNOLOGYInventors: Michael G. Perkins, John L. Redford, Kaushal Sanghai
-
Publication number: 20140270018Abstract: An electrical circuit includes a local oscillator configured to generate a first reference signal and a second reference signal having a predetermined phase shift with the first reference signal, an I-channel mixer configured to inject the first reference signal to an incoming signal and generate a first output, a compensation mixer configured to multiply the first output with a constant factor to generate a second output, a first low pass filter configured to approximately attenuate frequencies in the second output to generate a third output, and a first correcting filter configured to filter the third output to generate a fourth output. The first correcting filter is configured to reduce a channel impulse response mismatch between the first low pass filter and a second low pass filter, which is configured to attenuate frequencies in a Q-channel of the incoming signal. In specific embodiments, the phase shift includes 45°.Type: ApplicationFiled: March 15, 2013Publication date: September 18, 2014Applicant: ANALOG DEVICES TECHNOLOGYInventors: Haim Primo, Yosef Stein
-
Publication number: 20140269858Abstract: In a multi transmitter-receiver system, transmitter noise cancellation may be applied selectively for certain transmitters by exploiting asymmetries of the system. Hence, observation receiver(s) numbering less than the number of transmitters may be provided saving space and cost. Each observation receiver may selectively couple to a transmitter path and estimate the leakage noise from that transmitter. Based on the estimated leakage noise, noise cancellation may be applied to corresponding receiver path(s). Selection of the transmitters for leakage estimation may be based on system conditions at that time, which may be known to the system or may be estimated dynamically.Type: ApplicationFiled: January 30, 2014Publication date: September 18, 2014Applicant: ANALOG DEVICES TECHNOLOGYInventors: Dzianis LUKASHEVICH, Patrick PRATT
-
Publication number: 20140266306Abstract: Embodiments of the present disclosure may provide a dynamic latch circuit with increased speed and that can perform comparisons on low input signals. The dynamic latch circuit may include a first input transistor receiving a first input signal and a second input transistor receiving a second input signal. A cross coupled inverters may be included to provide a first and second output signals based on the sampled input signals from the first and second input transistors. A reset circuit may be included to reset the first and second outputs to a reference voltage. The latch circuit may include an impedance controller coupled in parallel with the first and second input transistors.Type: ApplicationFiled: March 12, 2013Publication date: September 18, 2014Applicant: Analog Devices TechnologyInventor: John CULLINANE
-
Publication number: 20140266842Abstract: A converter system, including a first converter that digitizes the a first portion of an input signal, the first converter including a comparator, a timer having a circuit structure that emulates a circuit structure of a comparator in the first converter, the timer receiving an input signal indicating commencement of operations in the comparator, a second converter that digitizes a second portion of the input signal remaining from the first portion in response to an output from the timer, and a combiner having inputs to generate a digital code from the digitized first and second portions.Type: ApplicationFiled: March 15, 2013Publication date: September 18, 2014Applicant: Analog Devices TechnologyInventors: Frederick Carnegie THOMPSON, John CULLINANE
-
Publication number: 20140268917Abstract: A power converter may include an amplifier that generates an error signal, a modulator that generates a modulated error signal, an isolator that generates an isolated modulated error signal, and a demodulator that generates an isolated error signal, which may be substantially proportional to the difference between the output signal and the reference signal, and a controller that controls a power stage to generate the output signal of the power converter.Type: ApplicationFiled: March 14, 2013Publication date: September 18, 2014Applicant: Analog Devices TechnologyInventors: Shaoyu MA, Tianting ZHAO, Baoxing CHEN
-
Publication number: 20140266838Abstract: A multi-string DAC is described and comprises at least two DAC stages. Each DAC stage comprises a string of impedance elements and a switching network. In one configuration, the multi-string DAC is configured to use the voltage change at terminals of a first string separately to the voltage drop across a first switching network that couples the first and second strings to provide an analog output in response to a digital input to the DAC.Type: ApplicationFiled: March 14, 2014Publication date: September 18, 2014Applicant: ANALOG DEVICES TECHNOLOGYInventor: Dennis A. Dempsey
-
Publication number: 20140266431Abstract: A amplifier system may include a predistorter receiving an input signal to generate a predistortion signal, a first converter receiving the predistortion signal to generate a preamplified signal, a power amplifier receiving the preamplified signal to generate an output signal based on the preamplified signal and the input signal, and a second converter sampling the output signal to generate a feedback signal. The power amplifier may produce a distortion signal at a first frequency, the second converter may sample the output signal using a timing signal with a second frequency that is lower than the first frequency to generate the feedback signal, and the predistorter, based upon the feedback signal, may predistort the predistortion signal to reduce the distortion signal at the first frequency.Type: ApplicationFiled: March 13, 2013Publication date: September 18, 2014Applicant: Analog Devices TechnologyInventor: Dong CHEN
-
Publication number: 20140269970Abstract: An all digital model of nonlinear transmitter signal distortion in signals received at a receiver of a transmitter-receiver may be used to estimate distortion. The estimated distortion may then be cancelled from the received signals to improve signal quality of the received signal. The digital nonlinear model may be part of an estimator circuit that estimates nonlinear distortion terms by applying a formula or transformation to a digitized version of the signals transmitter at a transmitter of the transmitter-receiver. A mixer may be used to shift a frequency of the estimated nonlinear terms away from a transmitter frequency so that the nonlinear terms can later be subtracted from the incoming signal received at the receiver at a receiver frequency. Circuits and methods are provided.Type: ApplicationFiled: March 12, 2013Publication date: September 18, 2014Applicant: Analog Devices TechnologyInventors: Patrick PRATT, Peadar Antony FORBES
-
Publication number: 20140266140Abstract: A voltage generator is provided which is reliable, self starting and only requires a few components. The voltage generator comprises a first stage that provides a current to a second stage. The first stage has a temperature coefficient of one sign, such as positive, and the second stage has an opposing temperature coefficient, e.g. negative. The responses are summed such that the overall temperature coefficient is reduced.Type: ApplicationFiled: March 11, 2014Publication date: September 18, 2014Applicant: Analog Devices TechnologyInventors: Santiago Iriarte, Ramon Tortosa Navas, Enrique Company Bosch
-
Publication number: 20140282349Abstract: A method can reuse at least one pin in demultiplexing (demuxing) a voltage from a pin. The method can be used to set an accurate current limit threshold in a design for test (DFT) phase and, thus, to accurately set a trimming code of a current limiter. The method uses the property that a power MOSFET has almost a same conductive resistance at a large drain current. Thus, the current limit threshold can be set according to an accurate drain-to-source voltage Vds at a small current sink that is less than a maximum current that ATE is able to provide. An accurate voltage Vds can be measured through Kelvin sensing drain and source pins of the power MOSFET, which are connected to a current sense circuit.Type: ApplicationFiled: September 17, 2013Publication date: September 18, 2014Applicant: ANALOG DEVICES TECHNOLOGYInventors: Roger Feng, Junxiao Chen, Bin Shao
-
Publication number: 20140269852Abstract: Transmitter noise cancellation may be applied on a channel by channel basis to active channels of an incoming radio frequency signal received at a receiver. A noise cancellation filter may be provided for each active channel in a predetermined signal band. Applying noise cancellation on a per active channel basis instead of to the entire receive band may substantially reduce the filtering requirement and number of filter coefficients or taps to save power and reduce manufacturing costs. Channelized transmitter noise cancellers, multi transmitter-receiver cross coupling cancellers, and hybrid full signal band and channelized transmitter noise cancellers are also provided.Type: ApplicationFiled: March 13, 2013Publication date: September 18, 2014Applicant: Analog Devices TechnologyInventors: Patrick PRATT, Peadar Antony FORBES, David J. McLAURIN, Martin McCORMICK
-
Publication number: 20140266839Abstract: A flash ADC circuit may include a reference ladder providing reference signals and a plurality of comparators, each providing an output based on a comparison of a pair of input signals to a pair of reference signals. At least one pair of the comparators may receive the same pair of reference signals with a different orientation of the reference signals at each of the comparators. The flash ADC may include a switch network for swapping the pair of reference signals between the pair of comparators.Type: ApplicationFiled: March 14, 2013Publication date: September 18, 2014Applicant: Analog Devices TechnologyInventors: John CULLINANE, Frederick Carnegie THOMPSON
-
Publication number: 20140269990Abstract: An amplifier may include a predistorter receiving an input signal to generate a predistortion signal, a first converter receiving the predistortion signal to generate a preamplified signal, a power amplifier receiving the preamplified signal to generate an output signal based on the preamplified signal and the input signal, and a second converter sampling the output signal to generate a feedback signal. The predistorter may separately and independently generate a predistortion signal component for the in-phase input signal and a predistortion signal component for the quadrature input signal.Type: ApplicationFiled: March 14, 2013Publication date: September 18, 2014Applicant: Analog Devices TechnologyInventor: Dong CHEN
-
Publication number: 20140266821Abstract: A converter may include multiple converter stages connected in series. Each converter stage may receive a clock signal and an analog input signal, and may generate an analog output signal and a digital output signal. Each converter stages may include an encoder generating the digital output signal, a decoder generating a reconstructed signal, a delaying converter generating a delayed signal, and an amplifier generating a residue signal, wherein the delayed signal may be a continuous current signal.Type: ApplicationFiled: April 24, 2013Publication date: September 18, 2014Applicant: ANALOG DEVICES TECHNOLOGYInventor: Hajime SHIBATA