Abstract: A semiconductor device comprises a substrate, a semiconductor layer formed on the substrate; and a high-voltage termination. The high-voltage termination includes a plurality of floating field rings, a deep trench and a dielectric material is disposed within the deep trench. The plurality of floating field rings are formed in the semiconductor layer and respectively disposed around a region of the semiconductor layer. The deep trench is formed in the semiconductor layer and concentrically disposed around an outermost floating field ring of the plurality of floating field rings. The high-voltage termination may also include a field plate disposed over the floating field rings, the deep trench, or both.
Type:
Grant
Filed:
July 13, 2021
Date of Patent:
February 13, 2024
Assignee:
Analog Power Conversion LLC
Inventors:
Amaury Gendron-Hansen, Dumitru Gheorge Sdrulla
Abstract: A Field Effect Transistor (FET) may include a semiconductor substrate having a first conductivity type, a semiconductor layer of the first conductivity type formed over the substrate, and a pair of doped bodies of a second conductivity type opposite the first conductivity type formed in the semiconductor layer. A trench filled with a trench dielectric is formed within a region between the doped bodies. The FET may be a Vertical Metal-Oxide-Semiconductor FET (VMOSFET) including a gate dielectric disposed over the region between the doped bodies and the trench, and a gate electrode disposed over the gate dielectric, wherein the trench operates to prevent breakdown of the gate dielectric, or the FET may be a Junction FET. The FET may be designed to operate at radio frequencies or under heavy-ion bombardment. The semiconductor substrate and the semiconductor layer may comprise a wide band-gap semiconductor such as silicon carbide.
Type:
Grant
Filed:
July 26, 2021
Date of Patent:
November 28, 2023
Assignee:
ANALOG POWER CONVERSION LLC
Inventors:
Dumitru Gheorge Sdrulla, Amaury Gendron-Hansen
Abstract: A transient noise reduction filter comprises a cable including one or more twisted pairs of conductors and one or more common mode chokes (CMCs). The one or more CMCs a formed from respective pluralities of turns of the cable.
Abstract: A control signal may be produced in response to an assertion of a switch signal by asserting the control signal, waiting an adaptive delay after the assertion of the switch signal, de-asserting the control signal in response to the expiration of the adaptive delay, and re-asserting the control signal in response to a current generated according to the control signal becoming zero. The adaptive delay may be adjusted according to a voltage generated using the current. A circuit may include an XOR gate producing the control signal from a switch signal and an output of a Set-Reset Flip-Flop (SRFF), a zero-detect circuit that resets the SRFF when a current generated using the control circuit becomes zero, and a delay circuit to set the SRFF an adaptive delay after assertion of the switch signal and to adjust the adaptive delay according to a voltage generated by the current.
Type:
Grant
Filed:
September 14, 2021
Date of Patent:
June 14, 2022
Assignees:
Analog Power Conversion LLC, Kyosan Electric Manufacturing Co., Ltd.