Patents Assigned to Applied Micro Circuits Corporation
  • Patent number: 9496884
    Abstract: System and method of calibrating the DC offsets of alternate comparators in an ADC in the background based on the digital outputs of the ADC. In parallel with A/D conversion of a plurality of samples, the calibration logic uses two counters to count the occurrences of the ADC outputs that represent samples falling in a first analog range and a second analog range, respectively. The two ranges are symmetric about the MSB reference voltage and in combination cover the nominal voltage range of the bit. The DC offset is derived based on a ratio of the difference between the two counts and a sum of the two counts. The calibration logic may alternately calibrate the comparators. Each comparator may be calibrated successively based on various bits associated therewith.
    Type: Grant
    Filed: March 21, 2016
    Date of Patent: November 15, 2016
    Assignee: Applied Micro Circuits Corporation
    Inventors: Yehuda Azenkot, Nanda Govind Jayaraman
  • Patent number: 9397867
    Abstract: Systems and methods of mitigating precursor ISIs for communication channels having time-variant precursor channel responses using digital circuit designs. A phase adaptation circuit is utilized in a receiver and configured to generate a phase control signal responsive to an input signal and based on the current precursor channel response. The phase control signal controls the phase shift of a recovered clock to a position where the precursor ISI at h(?1) is minimized. The phase control signal corresponds to a “feed-forward equalization (FFE) first tap weight” obtained via a digital least-mean-square (LMS) process.
    Type: Grant
    Filed: February 11, 2015
    Date of Patent: July 19, 2016
    Assignee: Applied Micro Circuits Corporation
    Inventors: Yehuda Azenkot, Guy Jacque Fortier
  • Patent number: 9369135
    Abstract: Systems and methods for generating gapped signals comprising a Delta Sigma Modulator (DSM) configured to generate gapping control signals used to control gap removal rates of an associated gapping unit. The DSM is configured to generate a gapping control signal based on a value of an overflow resulted from performing adding a first number with a remainder of a stored value modulo a second number. The gap removal rates as well as the gap removal resolutions can be adjusted by selecting appropriate values of the first number, the stored value, and the second number. The gapping resolution can be a portion of a pulse. The first number and the second number may be derived from an intended frequency ratio between a gapped signal and a corresponding input signal. The gapping unit may comprise a gapping circuit or a multi-modulus divider.
    Type: Grant
    Filed: March 18, 2013
    Date of Patent: June 14, 2016
    Assignee: Applied Micro Circuits Corporation
    Inventors: Yehuda Azenkot, Michael Grosner, Timothy P. Walker
  • Patent number: 9336162
    Abstract: A method is provided for pre-fetching packet data prior to processing. The method accepts a plurality of packets and writes each packet into a memory. A message is derived for each packet, where each message includes a packet descriptor with a pointer to an address of the packet in the memory. Each message is added to a tail of a first-in first-out (FIFO) queue. A pre-fetch module examines a first message, if the first message reaches a first capacity threshold of the FIFO queue. If the first message reaches the first capacity threshold, the pre-fetch module reads a first packet associated with the first message, from the memory, and the first packet is loaded into cache memory. A processor reads the first message from a head of the FIFO queue, and in response to reading the first message, reads the previously loaded first packet from cache memory.
    Type: Grant
    Filed: February 16, 2012
    Date of Patent: May 10, 2016
    Assignee: Applied Micro Circuits Corporation
    Inventors: Satish Sathe, Keyur Chudgar
  • Patent number: 9300578
    Abstract: Various aspects provide large receive offload (LRO) functionality for a system on chip (SoC). A classifier engine is configured to classify one or more network packets received from a data stream as one or more network segments. A first memory is configured to store one or more packet headers associated with the one or more network segments. At least one processor is configured to receive the one or more packet headers and generate a single packet header for the one or more network segments in response to a determination that a gather buffer that stores packet data for the one or more network segments has reached a predetermined size.
    Type: Grant
    Filed: February 21, 2013
    Date of Patent: March 29, 2016
    Assignee: Applied Micro Circuits Corporation
    Inventors: Keyur Chudgar, Kumar Sankaran
  • Patent number: 9281825
    Abstract: Systems and methods for frequency synthesis using a gapper and a multi-modulus divider. A frequency synthesizer may comprise a gapper, a multi-modulus divider and a Phase Locked Loop (PLL). When a frequency of an output signal is intended to be greater than a corresponding input signal, a factor can be borrowed by the gapper from the divider to generate a rational divide ratio G that is greater 1 in order for the gapper to be capable of performing the division by G. The PLL is capable of multiplying a gapped signal output from the first integer divider and attenuating jitter from the gapped signal.
    Type: Grant
    Filed: August 26, 2014
    Date of Patent: March 8, 2016
    Assignee: Applied Micro Circuits Corporation
    Inventors: Yehuda Azenkot, Michael Grosner, Timothy P. Walker
  • Patent number: 9280479
    Abstract: A memory system having increased throughput is disclosed. Specifically, the memory system includes a first level write combining queue that reduces the number of data transfers between a level one cache and a level two cache. In addition, a second level write merging buffer can further reduce the number of data transfers within the memory system. The first level write combining queue receives data from the level one cache. The second level write merging buffer receives data from the first level write combining queue. The level two cache receives data from both the first level write combining queue and the second level write merging buffer. Specifically, the first level write combining queue combines multiple store transactions from the load store units to associated addresses. In addition, the second level write merging buffer merges data from the first level write combining queue.
    Type: Grant
    Filed: May 22, 2012
    Date of Patent: March 8, 2016
    Assignee: Applied Micro Circuits Corporation
    Inventors: David A. Kruckemyer, John Gregory Favor, Matthew W. Ashcraft
  • Patent number: 9268627
    Abstract: Various aspects provide forced halt functionality for a processor to facilitate troubleshooting of processor hang situations. In the event that the processor initiates a transaction that does not receive a completion acknowledgement, halt detection logic can initiate a forced halt sequence that causes the processor to abort all pending transactions and transition to a debug state so that the internal state of the processor can be viewed. In addition, the processor can maintain a record of the processor state at the time that the hung transaction was dispatched, which can be viewed during debug mode to facilitate determining a cause of the hung transaction.
    Type: Grant
    Filed: March 15, 2013
    Date of Patent: February 23, 2016
    Assignee: Applied Micro Circuits Corporation
    Inventors: Waseem Kraipak, Sukanto Ghosh
  • Patent number: 9246617
    Abstract: Various aspects provide for aggregating a plurality of signals to generate a combined signal. An aggregation component is configured for reformatting a plurality of first signals and combining the plurality of first signals to generate a combined signal that comprises a higher data rate than a data rate associated with the plurality of first signals. A transmitter component is configured for receiving the combined signal and generating one or more data streams based on the combined signal. In an aspect, the aggregation component is additionally configured for reformatting and/or combining the plurality of first signals and at least one second signal to generate the combined signal. In another aspect, a receiver component is configured for generating a pseudo signal at a data rate of the combined signal. In yet another aspect, a de-aggregation component is configured for recovering the plurality of first signals and/or the at least one second signal from the pseudo signal.
    Type: Grant
    Filed: September 9, 2013
    Date of Patent: January 26, 2016
    Assignee: Applied Micro Circuits Corporation
    Inventors: Francesco Caggioni, Dimitrios Giannakopoulos
  • Patent number: 9231721
    Abstract: In an Optical Transport Network (OTN) system, methods and devices are provided for communicating rate-adaptive OTUk frames. One method determines channel statistics for a fiber span connecting a transmitter to a receiver. A client input data rate is determined that is sufficient to meet a minimum communication threshold, and a rate-adaptive OTUk frame format is determined sufficient to carry the client input data rate. The format comprises a set of (n) allocated slots of client input data in a rate-adaptive OTUk frame comprising (m) slots, where (n) is less than or equal to (m). The method then fills the rate-adaptive OTUk frame, including (m?n) unallocated slots, using one of two processes. The first process fills the rate-adaptive OTUk frame with parity bits computed from client input data. The second process fills at least a portion of the rate-adaptive OTUk frame with and dummy bits.
    Type: Grant
    Filed: June 28, 2012
    Date of Patent: January 5, 2016
    Assignee: Applied Micro Circuits Corporation
    Inventors: Badri Varadarajan, Bert Klaps
  • Patent number: 9213643
    Abstract: Various aspects provide for implementing a cache coherence protocol. A system comprises at least one processing component and a centralized controller. The at least one processing component comprises a cache controller. The cache controller is configured to manage a cache memory associated with a processor. The centralized controller is configured to communicate with the cache controller based on a power state of the processor.
    Type: Grant
    Filed: March 13, 2013
    Date of Patent: December 15, 2015
    Assignee: Applied Micro Circuits Corporation
    Inventors: David Alan Kruckemyer, John Gregory Favor
  • Patent number: 9172578
    Abstract: A transceiver architectures can comprises an encoder and a decoder for communicating high speed transmissions. The encoder can modulate signal data for being mapped in a constellation that is generated based on a leech lattice. The data can be transmitted at a high speed according to the constellation with an embedded leech lattice configuration in order to generate a coding gain. A decoder operates to decode the received input signal data with a decreased latency or a minimal latency with a high spectral efficiency.
    Type: Grant
    Filed: August 22, 2014
    Date of Patent: October 27, 2015
    Assignee: Applied Micro Circuits Corporation
    Inventor: Dariush Dabiri
  • Patent number: 9170642
    Abstract: Systems and methods are provided that facilitate power management in a processing device. The system contains a power management component and a coupled to the processing device. The power management component determines and input rate and target voltages and/or frequency. The power management component can scale voltages and/or frequencies based on target voltages and/or frequencies. Accordingly, power consumption can be reduced and processing devices can be more efficient.
    Type: Grant
    Filed: March 21, 2013
    Date of Patent: October 27, 2015
    Assignee: Applied Micro Circuits Corporation
    Inventors: Kjeld P. Svendsen, Arun Jangity
  • Patent number: 9158713
    Abstract: A system and method are provided for evenly distributing central processing unit (CPU) packet processing workloads. The method accepts packets for processing at a port hardware module port interface. The port hardware module supplies the packets to a direct memory access (DMA) engine for storage in system memory. The port hardware module also supplies descriptors to a mailbox. Each descriptor identifies a corresponding packet. The mailbox has a plurality of slots, and loads the descriptors into empty slots. There is a plurality of CPUs, and each CPU fetches descriptors from assigned slots in the mailbox. Then, each CPU processes packets in the system memory in the order in which the associated descriptors are fetched. A load balancing module estimates each CPU workload and reassigns mailbox slots to CPUs in response to unequal CPU workloads.
    Type: Grant
    Filed: May 3, 2010
    Date of Patent: October 13, 2015
    Assignee: Applied Micro Circuits Corporation
    Inventors: Keyur Chudgar, Vinay Ravuri, Loc Nhin Ho
  • Patent number: 9152661
    Abstract: System and method for searching a data structure are disclosed. The method includes providing a data structure that includes a plurality of data entries stored in an external random access memory (RAM) and a portion of the data structure is stored in an internal cache memory, performing one or more hash functions on each entry of the data structure to generate an encoding that maps to a location in the external RAM, maintaining a count of encodings that map to the location in the external RAM, receiving a search string, performing the one or more hash functions on the search string to generate an index to the count of encodings, and searching the data structure in accordance with the count of encodings stored in the internal cache memory and in the external RAM.
    Type: Grant
    Filed: October 21, 2011
    Date of Patent: October 6, 2015
    Assignee: Applied Micro Circuits Corporation
    Inventors: Satish Sathe, Rajendra Marulkar, Sagar Vaishampayan
  • Patent number: 9146677
    Abstract: The described systems and methods can facilitate efficient and effective information storage. In one embodiment a system includes a hash component, a queue request order component and a request queue component. The hash component is operable to hash a request indication. The queue request order component is operable to track a queue request order. The request queue component is operable to queue and forward requests in accordance with direction from the queue request order component. In one embodiment, the storage component maintains a request without stalling a request in an aliasing condition.
    Type: Grant
    Filed: January 28, 2013
    Date of Patent: September 29, 2015
    Assignee: Applied Micro Circuits Corporation
    Inventor: Kjeld Svendsen
  • Patent number: 9142286
    Abstract: A device (e.g., an integrated circuit memory device such as a static random access memory device) includes word line drivers. Each of the word line drivers includes a pull-up device that is coupled to a node via a shared line. A precharge device is coupled between a power supply and the node. The precharge device and a pull-up device for a selected word line driver are controlled to allow the power supply to charge the node and then to allow the charge stored in the node to flow into a word line corresponding to the selected word line driver.
    Type: Grant
    Filed: April 15, 2013
    Date of Patent: September 22, 2015
    Assignee: Applied Micro Circuits Corporation
    Inventors: Jason T Su, Jitendra Khare
  • Patent number: 9071262
    Abstract: Techniques for calibration of high-speed interleaved analog-to-digital converter (ADC) arrays are presented. A transceiver comprises an ADC component that comprises an array of sub-ADCs that can be interleaved to facilitate high-speed data communications. The ADC component processes signals received from a remote transmitter to facilitate recovering the received data. The transceiver can comprise a calibration component that determines transfer characteristics of the communication channel or medium between the transceiver and the remote transmitter, and the transfer characteristics of the remote transmitter to each of the sub-ADCs of the array, based on the recovered data.
    Type: Grant
    Filed: January 24, 2014
    Date of Patent: June 30, 2015
    Assignee: Applied Micro Circuits Corporation
    Inventor: Moshe Malkin
  • Patent number: 9065610
    Abstract: Systems and methods for smoothing jitter generated by byte stuffing. A frequency synthesizer comprises a smoothing logic coupled with a PLL. The smoothing logic is configured to modify a phase error signal generated by a phase frequency detector into a distributed phase error signal that spread over multiple clock cycles. The distributed phase error signal is used to drive a DCO. The smoothing logic may comprise a ramping logic operable to generate a series of ramping values to substitute a phase difference in the phase error signal. The phase difference may correspond to a stuffing byte.
    Type: Grant
    Filed: April 18, 2013
    Date of Patent: June 23, 2015
    Assignee: Applied Micro Circuits Corporation
    Inventors: Yehuda Azenkot, Timothy P. Walker
  • Patent number: 9059723
    Abstract: Provided is a digital-to-analog converter configured to mitigate data dependent jitter of switch driver signals. The digital-to-analog converter is configured to produce data patterns of “0001000”. The digital-to-analog converter includes a digital portion that includes a digital data input component, an analog portion, and a conversion component. The conversion component includes a decoder configured to split a first data stream comprising a set of digital data into a first data sub-stream and a second data sub-stream, and a second data stream comprising another set of digital data into a third data sub-stream and a fourth data sub-stream. The conversion component also includes a first pair of drivers, a second pair of drivers, a third pair of drivers, and a fourth pair of drivers, wherein respective drivers of the first, second, third, and fourth pairs of drivers are configured to output respective data patterns comprising at least three consecutive identical bits.
    Type: Grant
    Filed: August 22, 2014
    Date of Patent: June 16, 2015
    Assignee: Applied Micro Circuits Corporation
    Inventors: Ramesh Kumar Singh, Tarun Gupta