Patents Assigned to Axis Semiconductor, Inc.
-
Patent number: 11734211Abstract: A computing device includes a transport switch comprising read and write switches that provide switched circuit interconnections between input and output ports for simultaneous data communication between a plurality of memory clients and a plurality of memory banks, such as between cores of a multi-core processor simultaneously accessing L1, L2, and L3 memory banks. Embodiments implement switching designs that are derived from existing switched network architectures. Other embodiments implement a novel circuit switch design based on 8×8 building blocks. The transport switch can be non-blocking, and can be self-routing. An additional switching layer can be included to provide port rearrangement for rearrangeable non-blocking switches. A transport compiler can be used to determine port-pair configurations of the switch. A disclosed method selects optimal switch architectures for specific applications.Type: GrantFiled: March 20, 2020Date of Patent: August 22, 2023Assignee: Axis Semiconductor, Inc.Inventors: Xiaolin Wang, Qian Wu
-
Patent number: 11455272Abstract: An SoC maintains the full flexibility of a general-purpose microprocessor while providing energy efficiency similar to an ASIC by implementing software-controlled virtual hardware architectures that enable the SoC to function as a virtual ASIC. The SoC comprises a plurality of “Stella” Reconfigurable Multiprocessors (SRMs) supported by a Network-on-a-Chip that provides efficient data transfer during program execution. A hierarchy of programmable switches interconnects the programmable elements of each of the SRMs at different levels to form their virtual architectures. Arithmetic, data flow, and interconnect operations are also rendered programmable. An architecture index” points to a storage location where pre-determined hardware architectures are stored and extracted during program execution. The programmed architectures are able to mimic ASIC properties such as variable computation types, bit-resolutions, data flows, and amount and proportions of compute and data flow operations and sizes.Type: GrantFiled: December 10, 2020Date of Patent: September 27, 2022Assignee: Axis Semiconductor, Inc.Inventors: Xiaolin Wang, Qian Wu
-
Publication number: 20220188264Abstract: An SoC maintains the full flexibility of a general-purpose microprocessor while providing energy efficiency similar to an ASIC by implementing software-controlled virtual hardware architectures that enable the SoC to function as a virtual ASIC. The SoC comprises a plurality of “Stella” Reconfigurable Multiprocessors (SRMs) supported by a Network-on-a-Chip that provides efficient data transfer during program execution. A hierarchy of programmable switches interconnects the programmable elements of each of the SRMs at different levels to form their virtual architectures. Arithmetic, data flow, and interconnect operations are also rendered programmable. An architecture index” points to a storage location where pre-determined hardware architectures are stored and extracted during program execution. The programmed architectures are able to mimic ASIC properties such as variable computation types, bit-resolutions, data flows, and amount and proportions of compute and data flow operations and sizes.Type: ApplicationFiled: December 10, 2020Publication date: June 16, 2022Applicant: Axis Semiconductor, Inc.Inventors: Xiaolin Wang, Qian Wu
-
Publication number: 20220171731Abstract: A computing device includes a transport switch comprising read and write switches that provide switched circuit interconnections between input and output ports for simultaneous data communication between a plurality of memory clients and a plurality of memory banks, such as between cores of a multi-core processor simultaneously accessing L1, L2, and L3 memory banks. Embodiments implement switching designs that are derived from existing switched network architectures. Other embodiments implement a novel circuit switch design based on 8×8 building blocks. The transport switch can be non-blocking, and can be self-routing. An additional switching layer can be included to provide port rearrangement for rearrangeable non-blocking switches. A transport compiler can be used to determine port-pair configurations of the switch. A disclosed method selects optimal switch architectures for specific applications.Type: ApplicationFiled: March 20, 2020Publication date: June 2, 2022Applicant: Axis Semiconductor, Inc.Inventors: Xiaolin Wang, Qian Wu
-
Patent number: 10565036Abstract: A method of synchronizing thread execution of a host and one or more coprocessors includes writing by the host of an event command and at least one coprocessor instruction to a FIFO and comparing of the event command with a current event register of the coprocessor until they match, whereupon the FIFO entries are popped and the instructions are forwarded to the coprocessor for execution. A plurality of entry groups can be written to the FIFO, each beginning with an event command. The instructions can direct the coprocessor to exchange data with shared memory and apply its thread to the received data. The processors and shared memory can be linked by a ring-type bus having a controller that performs the comparison, popping, and instruction forwarding. The coprocessor clears the current event register during thread execution, and then writes an event command to the register when processing is complete.Type: GrantFiled: February 14, 2019Date of Patent: February 18, 2020Assignee: Axis Semiconductor, Inc.Inventors: Xiaolin Wang, Qian Wu
-
Patent number: 8811387Abstract: A dynamically reconfigurable network architecture includes a plurality of switching modules arranged in an ordered, multi-level, switched-tree configuration. A network is formed by selecting one switching module as the root and assigning it and all directly or indirectly subsidiary modules to the network. The operating mode of each switching module can be dynamically selected as either circuit-switched or packet-switched. The modules can be grouped into a single network or into a plurality of separate networks operating in parallel, including both circuit-switched and packet-switched networks. When a network is no longer needed, its operation can be halted and its resources released for reassignment to other networks. In embodiments, a selector controlled by allocation registers selects either a circuit-switching sequencer or a packet connection arbitration circuit to control the switching circuits. Switching modules can include crossbar switches.Type: GrantFiled: August 17, 2012Date of Patent: August 19, 2014Assignee: Axis Semiconductor, Inc.Inventors: Xiaolin Wang, Qian Wu, Jie Sun
-
Publication number: 20130138919Abstract: A multi-core processor includes a tree-like structure having a plurality of computing cores arranged in hierarchical levels, the cores all having the same logical architecture. Each core can include computing, interconnecting, and/or storage elements. The functionality of an individual element can be supplied by an entire core in a lower level. A method for programming the processor includes hierarchically decomposing an application into interconnected sub-functions, mapping the sub-functions onto groups of cores at appropriate levels of the processor, and interconnecting the mapped sub-functions so as to hierarchically compose the complete application. Sub-functions can be sequential, concurrent, and/or pipelined. Interconnections can be static or dynamically switchable under program control. Interconnect elements can also be used to implement flow control as needed in pipelined operations to maintain data coherency.Type: ApplicationFiled: October 23, 2012Publication date: May 30, 2013Applicant: AXIS SEMICONDUCTOR, INC.Inventor: Axis Semiconductor, Inc.
-
Publication number: 20130044634Abstract: A dynamically reconfigurable network architecture includes a plurality of switching modules arranged in an ordered, multi-level, switched-tree configuration. A network is formed by selecting one switching module as the root and assigning it and all directly or indirectly subsidiary modules to the network. The operating mode of each switching module can be dynamically selected as either circuit-switched or packet-switched. The modules can be grouped into a single network or into a plurality of separate networks operating in parallel, including both circuit-switched and packet-switched networks. When a network is no longer needed, its operation can be halted and its resources released for reassignment to other networks. In embodiments, a selector controlled by allocation registers selects either a circuit-switching sequencer or a packet connection arbitration circuit to control the switching circuits. Switching modules can include crossbar switches.Type: ApplicationFiled: August 17, 2012Publication date: February 21, 2013Applicant: AXIS SEMICONDUCTOR, INC.Inventors: Xiaolin Wang, Qian Wu, Jie Sun
-
Patent number: 8181003Abstract: Improved instruction set and core design, control and communication for programmable microprocessors is disclosed, involving the strategy for replacing centralized program sequencing in present-day and prior art processors with a novel distributed program sequencing wherein each functional unit has its own instruction fetch and decode block, and each functional unit has its own local memory for program storage; and wherein computational hardware execution units and memory units are flexibly pipelined as programmable embedded processors with reconfigurable pipeline stages of different order in response to varying application instruction sequences that establish different configurations and switching interconnections of the hardware units.Type: GrantFiled: May 29, 2008Date of Patent: May 15, 2012Assignee: Axis Semiconductor, Inc.Inventors: Xiaolin Wang, Qian Wu, Benjamin Marshall, Fugui Wang, Gregory Pitarys, Ke Ning
-
Patent number: 8099583Abstract: A new signal processor technique and apparatus combining microprocessor technology with switch fabric telecommunication technology to achieve a programmable processor architecture wherein the processor and the connections among its functional blocks are configured by software for each specific application by communication through a switch fabric in a dynamic, parallel and flexible fashion to achieve a reconfigurable pipeline, wherein the length of the pipeline stages and the order of the stages varies from time to time and from application to application, admirably handling the explosion of varieties of diverse signal processing needs in single devices such as handsets, set-top boxes and the like with unprecedented performance, cost and power savings, and with full application flexibility.Type: GrantFiled: October 6, 2007Date of Patent: January 17, 2012Assignee: Axis Semiconductor, Inc.Inventor: Xiaolin Wang
-
Patent number: 8078833Abstract: The invention resides in a flexible data pipeline structure for accommodating software computational instructions for varying application programs and having a programmable embedded processor with internal pipeline stages the order and length of which varies as fast as every clock cycle based on the instruction sequence in an application program preloaded into the processor, and wherein the processor includes a data switch matrix selectively and flexibly interconnecting pluralities of mathematical execution units and memory units in response to said instructions, and wherein the execution units are configurable to perform operations at different precisions of multi-bit arithmetic and logic operations and in a multi-level hierarchical architecture structure.Type: GrantFiled: May 29, 2008Date of Patent: December 13, 2011Assignee: Axis Semiconductor, Inc.Inventors: Xiaolin Wang, Qian Wu, Benjamin Marshall, Fugui Wang, Ke Ning, Gregory Pitarys