Patents Assigned to Beijing Superstring Academy of Memory Technology
-
Patent number: 12250831Abstract: A semiconductor device and a method of manufacturing the same, and an electronic apparatus including the semiconductor device are provided. The semiconductor device includes: an active region, on a substrate, extending substantially in a vertical direction; a gate stack formed around at least a part of a periphery of the active region, the active region including a channel region opposite to the gate stack, and a first source/drain region and a second source/drain region, and the gate stack including a gate dielectric layer, a work function tuning layer and a gate electrode material layer, and the work function tuning layer being between the gate electrode material layer and the channel region; and a first low-k dielectric layer extending from a first end of the work function tuning layer to surround a first corner of an end portion, on a side facing the channel region, of the gate electrode material layer.Type: GrantFiled: June 6, 2022Date of Patent: March 11, 2025Assignees: Beijing Superstring Academy of Memory Technology, Institute of Microelectronics, Chinese Academy of SciencesInventor: Huilong Zhu
-
Publication number: 20240313103Abstract: The vertical MOSFET device includes: an active region including a first source/drain layer, a channel layer and a second source/drain layer vertically stacked on a substrate in sequence, wherein an outer periphery of the channel layer is recessed with respect to outer peripheries of the first source/drain layer and the second source/drain layer; a spacing layer including an upper spacing layer and a lower spacing layer, wherein the upper spacing layer and the lower spacing layer are both in contact with a side surface of the channel layer and are not in communication with each other; and a gate stack formed at least on a lateral outer periphery of the channel layer and embedded in a groove space between the upper spacing layer and the lower spacing layer.Type: ApplicationFiled: December 14, 2021Publication date: September 19, 2024Applicants: Beijing Superstring Academy of Memory Technology, Institute of Microelectronics, Chinese Academy of SciencesInventors: Huilong Zhu, Zhongrui Xiao
-
Patent number: 12039305Abstract: A method for a compilation, an electronic device and a readable storage medium are provided. The method for a compilation includes analyzing source program data to determine a target irregular branch, generating an update data flow graph according to the target irregular branch, and mapping the update data flow graph to a target hardware to complete the compilation.Type: GrantFiled: March 7, 2022Date of Patent: July 16, 2024Assignees: Beijing Superstring Academy of Memory Technology, Tsinghua UniversityInventors: Baofen Yuan, Shouyi Yin, Shaojun Wei
-
Patent number: 11985811Abstract: A semiconductor memory device and a manufacturing method thereof, a reading/writing method, an electronic device and a memory circuit are provided. A transistor is provided in each memory cell in the semiconductor memory device. A gate electrode and an auxiliary electrode are provided in the transistor, and the auxiliary electrode is electrically connected to a drain electrode. During a writing operation, a first voltage is applied to the gate electrode through a word line, and an electrical signal is applied to a source electrode through a bit line according to the external input data.Type: GrantFiled: April 28, 2023Date of Patent: May 14, 2024Assignee: Beijing Superstring Academy of Memory TechnologyInventors: Zhengyong Zhu, Bokmoon Kang, Guilei Wang, Chao Zhao
-
Publication number: 20240145591Abstract: The present disclosure relates to a vertical MOSFET device, a manufacturing method and application thereof.Type: ApplicationFiled: December 13, 2021Publication date: May 2, 2024Applicants: Beijing Superstring Academy of Memory Technology, INSTITUTE OF MICROELECTRONICS, CHINESE ACADEMY OF SCIENCESInventors: Zhuo CHEN, Huilong ZHU
-
Publication number: 20240147686Abstract: The present invention relates to a semiconductor memory cell structure, a semiconductor memory as well as preparation method and application thereof. The semiconductor memory cell structure includes: a substrate; and a first transistor layer, an isolation layer and a second transistor layer. The first transistor layer includes a first stack structure formed by stacking a first source, a first channel, and a first drain from bottom to top; and a first gate located on a sidewall of the first stack structure. The second transistor layer includes: a second stack structure formed by stacking a second drain, a second channel, and a second source from bottom to top; and a second gate located on a sidewall of the second stack structure, at least a part of a sidewall of the second drain is in direct contact with the first gate.Type: ApplicationFiled: December 9, 2021Publication date: May 2, 2024Applicants: Beijing Superstring Academy of Memory Technology, INSTITUTE OF MICROELECTRONICS, CHINESE ACADEMY OF SCIENCESInventors: Qi WANG, Huilong ZHU
-
Patent number: 11956943Abstract: A memory comprises a substrate, and word lines, bit lines and memory cells located on one side of the substrate. Each of the memory cells comprises a transistor comprising: a semiconductor layer comprising a source contact region, a channel region and a drain contact region connected sequentially; a primary gate electrically connected to one of the word lines; a source electrically connected to one of the bit lines and the source contact region of the semiconductor layer, respectively; a drain electrically connected to the drain contact region of the semiconductor layer; and a secondary gate electrically connected to the drain, wherein an orthographic projection of the primary gate on the substrate and an orthographic projection of the secondary gate on the substrate are at least partially overlapped with an orthographic projection of the channel region of the semiconductor layer on the substrate, respectively.Type: GrantFiled: April 26, 2023Date of Patent: April 9, 2024Assignee: Beijing Superstring Academy of Memory TechnologyInventors: Zhengyong Zhu, Bokmoon Kang, Guilei Wang, Chao Zhao
-
Patent number: 11822326Abstract: A voter-based method of controlling a redundancy is provided, including acquiring a processing element array in a target hardware, wherein the processing element array includes a plurality of processing elements, selecting a plurality of groups of processing elements from the processing element array so as to generate a voter set, wherein a corresponding voter is generated for each group of the plurality of groups of processing elements, and the corresponding voter configured to perform a voting operation in a redundancy control, acquiring, in response to a message indicating a fault state of a detected voter, a target voter from the voter set so as to replace the detected voter, and re-performing the voting operation in the redundancy control by using the target voter. An electronic device and a storage medium are further provided, which are implemented based on the processing element array of the target hardware.Type: GrantFiled: December 17, 2021Date of Patent: November 21, 2023Assignees: Beijing Superstring Academy of Memory Technology, Tsinghua UniversityInventors: Xiangyu Kong, Jianfeng Zhu, Shouyi Yin, Shaojun Wei
-
Publication number: 20230320070Abstract: A memory comprises a substrate, and word lines, bit lines and memory cells located on one side of the substrate. Each of the memory cells comprises a transistor comprising: a semiconductor layer comprising a source contact region, a channel region and a drain contact region connected sequentially; a primary gate electrically connected to one of the word lines; a source electrically connected to one of the bit lines and the source contact region of the semiconductor layer, respectively; a drain electrically connected to the drain contact region of the semiconductor layer; and a secondary gate electrically connected to the drain, wherein an orthographic projection of the primary gate on the substrate and an orthographic projection of the secondary gate on the substrate are at least partially overlapped with an orthographic projection of the channel region of the semiconductor layer on the substrate, respectively.Type: ApplicationFiled: April 26, 2023Publication date: October 5, 2023Applicant: Beijing Superstring Academy of Memory TechnologyInventors: Zhengyong Zhu, Bokmoon Kang, Guilei Wang, Chao Zhao
-
Publication number: 20230320071Abstract: A semiconductor memory device and a manufacturing method thereof, a reading/writing method, an electronic device and a memory circuit are provided. A transistor is provided in each memory cell in the semiconductor memory device. A gate electrode and an auxiliary electrode are provided in the transistor, and the auxiliary electrode is electrically connected to a drain electrode. During a writing operation, a first voltage is applied to the gate electrode through a word line, and an electrical signal is applied to a source electrode through a bit line according to the external input data.Type: ApplicationFiled: April 28, 2023Publication date: October 5, 2023Applicant: Beijing Superstring Academy of Memory TechnologyInventors: Zhengyong Zhu, Bokmoon Kang, Guilei Wang, Chao Zhao
-
Publication number: 20220393034Abstract: A semiconductor device and a method of manufacturing the same, and an electronic apparatus including the semiconductor device are provided. The semiconductor device includes: an active region, on a substrate, extending substantially in a vertical direction; a gate stack formed around at least a part of a periphery of the active region, the active region including a channel region opposite to the gate stack, and a first source/drain region and a second source/drain region, and the gate stack including a gate dielectric layer, a work function tuning layer and a gate electrode material layer, and the work function tuning layer being between the gate electrode material layer and the channel region; and a first low-k dielectric layer extending from a first end of the work function tuning layer to surround a first corner of an end portion, on a side facing the channel region, of the gate electrode material layer.Type: ApplicationFiled: June 6, 2022Publication date: December 8, 2022Applicants: Beijing Superstring Academy of Memory Technology, Institute of Microelectronics, Chinese Academy of SciencesInventor: Huilong Zhu