Patents Assigned to Broadbus Technologies, Inc.
-
Patent number: 8862783Abstract: Via use of a shared data bus, a processor system offloads processing tasks. For example, a processor system communicates over a respective data bus with a data communication controller. After notifying the data communication controller of a particular block of data to retrieve, the processor system relinquishes control of the respective data bus so that the data communication controller can control the data bus and store a block of data in a specified memory location using direct memory access techniques. Upon receiving a notification of completion of storing the data block by the data communication controller, the processor system regains control of the respective data bus and notifies a data forwarding circuit to: i) partition the block of data into data packets, ii) apply respective headers to the data packets based on the header information received from the processor system, and iii) forward the data packets to the respective destination.Type: GrantFiled: October 25, 2005Date of Patent: October 14, 2014Assignee: Broadbus Technologies, Inc.Inventors: Catherine A. Yadlon, Neil T. Hentschel, Brittain S. McKinley
-
Patent number: 8144719Abstract: A system includes multiple input ports that forward received data (e.g., data packets) to each of multiple queues. Data received at the input ports of the system can be somewhat random or “bursty” at times. That is, the input ports can receive data at a variable bit rate or unspecified bit rate from an internal system source or an external source such as an FTP (File Transfer Protocol) server or SCSI disk array. The queues output data at a constant bit rate. A two-dimensional scheduler associated with the system forces random inbound server traffic from the input ports to adhere to a QoS (Quality of Service) agreement such that the random nature of the inbound traffic does not negatively affect the deterministic guarantees of existing server traffic output from the queues. In other words, techniques herein ensure adherence to QoS requirements among the data flows, without overflowing the queues.Type: GrantFiled: October 25, 2005Date of Patent: March 27, 2012Assignee: Broadbus Technologies, Inc.Inventors: Catherine A. Yadlon, Michael A. Kahn, Francis J. Stifter, Jr.
-
Patent number: 8145869Abstract: A single data bus to a memory device can be split up into a number of data bus portions, each of which is managed by a different respective controller chip of multiple controller chips. During a memory access to a respective memory device, each of the multiple controller chips controls a different corresponding portion of the data bus to retrieve data from or store data to the memory device depending on whether the access is a read or write. To perform the data access, a synchronizer circuit (internal and/or external to the memory controller chips) synchronizes the multiple memory controller chips such that one of the memory controller chips drives the address bus and/or control signals to the memory device. After setting the address to the memory device, the memory controller chips either read data from or write data to the memory device based on the address.Type: GrantFiled: January 12, 2007Date of Patent: March 27, 2012Assignee: Broadbus Technologies, Inc.Inventors: Matthew G. Sargeant, Michael A. Kahn, Francis J. Stifter, Jr., Jason P. Colangelo
-
Patent number: 7924456Abstract: An on-demand server system herein includes a memory controller that coordinates access to one or more flash-based memory devices. The flash devices store large amounts of video content that can be selectively viewed on-demand by each of multiple destinations over a respective network. In addition to having access to an array of flash memory devices, the memory controller has access to a corresponding read buffer and write buffer. Use of the read buffer and the write buffer enable the memory controller to switch between transferring data stored in the write buffer to the array of memory devices and transferring the data in the array of memory devices to the read buffer. The write buffer stores on-demand video content that can be selected for viewing by different users. The read buffer stores segments of the on-demand video content currently streamed to the users.Type: GrantFiled: January 12, 2007Date of Patent: April 12, 2011Assignee: Broadbus Technologies, Inc.Inventors: Michael A. Kahn, Matthew G. Sargeant, Francis J. Stifter, Jr.
-
Patent number: 7240143Abstract: A low-latency storage memory system is built from multiple memory units such as high-density random access memory. Multiple access ports provide access to memory units and send the resultant data out interface ports. The memory units communicate with the access ports through an interconnected mesh to allow any access port to access any memory unit. An address virtualization mechanism using address translators allows any access port of the memory storage system to access requested data as abstract objects without regard for the physical memory unit that the data is located in, or the absolute memory addresses within that memory unit.Type: GrantFiled: December 8, 2003Date of Patent: July 3, 2007Assignee: Broadbus Technologies, Inc.Inventors: Robert G. Scheffler, Michael A. Kahn, Frank J. Stifter
-
Publication number: 20030095783Abstract: Multiple output streams of video and/or audio data are simultaneously generated from a large scale memory buffer array and sent to one or more customer devices for playback. The data is sent over networks, which use one or more protocols for data communication. Thus, for each network, a transport protocol stack is generated. The transport protocol stack is generated in hardware, thus greatly improving the throughput, and increasing the number of streams that can be generated. A wide data bus and wide address bus can be utilized because the protocol stack is generated in hardware, so that higher throughput can be achieved from the large scale memory buffer array. A plurality of protocol stack generators can have access to the same block of memory, allowing many output streams to be generated from a single copy of content in the large scale memory buffer array.Type: ApplicationFiled: November 21, 2001Publication date: May 22, 2003Applicant: BROADBUS TECHNOLOGIES, INC.Inventors: Jeffrey Binder, Robert Scheffler
-
Patent number: 6263154Abstract: A customized album recording system is under the control of a central microprocessor or mini-computer. A master library or storage medium is filled with a repertoire of recorded information items (such as musical selections) which may originate with any suitable source, such as phonograph records, tapes, sound tracks, compact discs, or the like. Each information item is stored in the library under its own address. On read out, an operator keys in the addresses identifying the selected items which are read out of the library medium and stored in a large capacity memory, usually to provide about forty-five minutes of total listening time. Then, all of the music is read out of that large capacity memory and recorded at a high speed onto a suitable album size medium, such as a tape cassette, for example. The source music and the customized album music are usually recorded in an analog form. The music which is processed within the system is in a digital form.Type: GrantFiled: April 6, 1998Date of Patent: July 17, 2001Assignee: Broadbus Technologies, Inc.Inventor: Robert G. Scheffler