Patents Assigned to Celerint, LLC
-
Patent number: 11555856Abstract: A method is provided for in situ functionality testing of electrical switches using a Functional Reflectometry Test (FRT) of switches on the signal path of electrical circuits in a semiconductor interface. The method includes initiating the functionality testing of the electrical switches in situ, wherein the functionality of the electrical switches is tested while the electrical switches are connected to the Automatic Test Equipment (ATE) and are in-use testing semiconductors. The method also includes conducting full Functional Reflectometry Testing of the electrical switches in situ in an open switch state and a closed switch state to determine whether each of the electrical switches is one of fully functional, stuck closed, and stuck open, wherein testing for each state is performed as a single vector functional test to minimize test time overhead.Type: GrantFiled: September 25, 2019Date of Patent: January 17, 2023Assignee: CELERINT, LLCInventors: Howard H. Roberts, Jr., LeRoy Growt
-
Patent number: 11448688Abstract: Methods are provided that performs continuous semiconductor testing during long soak time testing using a chamberless single insertion model (SIM) handler and also using a chamberless asynchronous insertion model (AIM) handler having two manipulators. The methods include dividing a group of semiconductors having an ambient temperature into a first subgroup having a plurality of portions and a second subgroup having a plurality of portions, the second subgroup being identical to the first subgroup. The methods also include using thermal chucks to change the temperature of the first portion of the first subgroup and the first portion of a second subgroup prior to testing from ambient temperature to a stabilized designated temperature during a soak time. The methods also include testing all of the portions of the first subgroup and the second subgroup using predetermined protocols that include Soak Time, Test Time, Index Time, and sometimes Wait Time.Type: GrantFiled: July 9, 2019Date of Patent: September 20, 2022Assignee: CELERINT, LLCInventor: Howard H. Roberts, Jr.
-
Publication number: 20220236325Abstract: A method for compliance testing of a Digital Interface Board attached to Automatic Test Equipment in the testing of integrated circuit semiconductor devices using Impedance Response Profiling. The includes launching alternating voltage digital clock signals from the Pin Electronics to one or more circuit paths in the Digital Interface Board, and sampling a mix of the launched alternating voltage digital clock signals and reflected signals. The method also includes compositing time domain waveforms originating at the Pin Electronics, and generating an initial reflection response profile baseline. The method is repeated at a later predetermined time, generating a later reflection response profile. The method further includes comparing the initial reflection response profile baseline with the later reflection response profile, and determining whether the one or more circuit paths of the Digital Interface Board are in compliance with predetermined operating standards.Type: ApplicationFiled: April 14, 2020Publication date: July 28, 2022Applicant: CELERINT, LLCInventors: Howard H. ROBERTS, Jr., LeRoy GROWT
-
Publication number: 20210356524Abstract: A method is provided for in situ functionality testing of electrical switches using a Functional Reflectometry Test (FRT) of switches on the signal path of electrical circuits in a semiconductor interface. The method includes initiating the functionality testing of the electrical switches in situ, wherein the functionality of the electrical switches is tested while the electrical switches are connected to the Automatic Test Equipment (ATE) and are in-use testing semiconductors. The method also includes conducting full Functional Reflectometry Testing of the electrical switches in situ in an open switch state and a closed switch state to determine whether each of the electrical switches is one of fully functional, stuck closed, and stuck open, wherein testing for each state is performed as a single vector functional test to minimize test time overhead.Type: ApplicationFiled: September 25, 2019Publication date: November 18, 2021Applicant: CELERINT, LLCInventors: Howard H. ROBERTS, Jr., LeRoy GROWT
-
Publication number: 20210341531Abstract: Methods are provided that performs continuous semiconductor testing during long soak time testing using a chamberless single insertion model (SIM) handler and also using a chamberless asynchronous insertion model (AIM) handler having two manipulators. The methods include dividing a group of semiconductors having an ambient temperature into a first subgroup having a plurality of portions and a second subgroup having a plurality of portions, the second subgroup being identical to the first subgroup. The methods also include using thermal chucks to change the temperature of the first portion of the first subgroup and the first portion of a second subgroup prior to testing from ambient temperature to a stabilized designated temperature during a soak time. The methods also include testing all of the portions of the first subgroup and the second subgroup using predetermined protocols that include Soak Time, Test Time, Index Time, and sometimes Wait Time.Type: ApplicationFiled: July 9, 2019Publication date: November 4, 2021Applicant: CELERINT, LLCInventor: Howard H. ROBERTS, Jr.
-
Publication number: 20210181252Abstract: A method is provided for testing the functionality of a device under test interface circuitry located between automated testing equipment (ATE) and a device under test (DUT). The method includes disconnecting the device under test from the device under test interface circuitry, utilizing a Source Measurement Unit (SMU) that generates and measures voltage and current and uses force and sense lines, and testing a switch located in the device under test interface circuitry using a two-state alarm process. The method also includes applying a voltage using the a voltage source measurement device in a first state in which force and sense lines of the voltage source measurement device are connected in the device under test interface circuitry. The method further includes detecting whether an alarm signal due to an open circuit has been activated, and determining that the switch being tested in the device under test interface circuitry is operating properly by the absence of the alarm signal being activated.Type: ApplicationFiled: December 15, 2020Publication date: June 17, 2021Applicant: CELERINT, LLCInventors: Howard H. ROBERTS, JR., LeRoy GROWT, Thomas SCHOEN
-
Patent number: 10422828Abstract: A system and method utilize a stand-alone controller for a multiplexed handler test cell in automated and robotic semiconductor test equipment for indexless tandem semiconductor testing. The stand-alone controller is configured such that functions relating to both the handler drivers and the data post-processor of the multiplexed handler tested cell are included within the stand-alone controller. The system and method also include provisions for using a virtual multiplexed handler test cell in a preliminary stage prior to actual implementation of the actual multiplexed handler test cell. This configuration permits the stand-alone controller to control the functions of the multiplexed handlers and to coordinate their activity with the tester.Type: GrantFiled: February 29, 2012Date of Patent: September 24, 2019Assignee: CELERINT, LLC.Inventor: Howard H. Roberts, Jr.
-
Patent number: 10386405Abstract: A method is provided for performing continuous single insertion semiconductor testing of a group of semiconductors that are divided into a first subgroup and a second subgroup at multiple different temperatures. The single insertion semiconductor testing is performed by sequentially executing testing cycles, characterized by the tester alternately executing temperature testing periods and temperature ramping periods for the first subgroup, while simultaneously executing temperature ramping periods and temperature testing periods for the second subgroup. The temperature testing periods operate at two or more different temperatures. The single insertion testing sequence entirely eliminates tester index time when the testing time is equal to or greater than the ramping times, and substantially reduces tester index time when the testing time is less that the ramping times.Type: GrantFiled: August 2, 2017Date of Patent: August 20, 2019Assignee: CELERINT, LLCInventor: Howard H. Roberts, Jr.
-
Patent number: 10197622Abstract: A modular multiplexing interface assembly and corresponding methodology are provided for reducing semiconductor testing index time in automated semiconductor test equipment using robotic handlers. The modular multiplexing interface assembly includes a modular printed circuit multiplexing motherboard that attaches to the automated semiconductor test equipment, and a plurality of modular load boards, each modular load board being detachably connected, electrically and mechanically, to a robotic handler. The modular multiplexing interface assembly also includes a plurality of electrical cable bundles, each electrical cable bundle electrically connecting the printed circuit motherboard with one of the plurality of modular load boards, wherein the plurality of electrical cable bundles are trace-length matched for a designated digital signal.Type: GrantFiled: February 3, 2015Date of Patent: February 5, 2019Assignee: CELERINT, LLC.Inventor: Howard H. Roberts, Jr.
-
Publication number: 20180313888Abstract: A method is provided for performing continuous single insertion semiconductor testing of a group of semiconductors that are divided into a first subgroup and a second subgroup at multiple different temperatures. The single insertion semiconductor testing is performed by sequentially executing testing cycles, characterized by the tester alternately executing temperature testing periods and temperature ramping periods for the first subgroup, while simultaneously executing temperature ramping periods and temperature testing periods for the second subgroup. The temperature testing periods operate at two or more different temperatures. The single insertion testing sequence entirely eliminates tester index time when the testing time is equal to or greater than the ramping times, and substantially reduces tester index time when the testing time is less that the ramping times.Type: ApplicationFiled: August 2, 2017Publication date: November 1, 2018Applicant: CELERINT, LLCInventor: Howard H. ROBERTS, Jr.
-
Patent number: 10043722Abstract: A method is provided for testing a semiconductor wafer, including individual semiconductor devices located on the semiconductor wafer, using temporary counterpart sacrificial bond pads. The method includes arranging individual semiconductor devices on the semiconductor wafer in a configuration having horizontal rows of the individual semiconductor devices separated by functional horizontal scribe lanes, and having vertical columns of individual semiconductor devices separated by functional vertical scribe lanes. The method includes creating the temporary counterpart sacrificial bond pads, located in the functional horizontal scribe lanes and/or vertical scribe lanes, that are electrically connected to corresponding normal individual bond pads located on individual semiconductor devices.Type: GrantFiled: December 24, 2014Date of Patent: August 7, 2018Assignee: CELERINT, LLCInventor: Howard Roberts, Jr.
-
Patent number: 9818631Abstract: A method and system are provided for optimizing operational throughput for a semiconductor device handler having multiple stages. The method includes receiving semiconductor devices for testing at an input carrier buffer, and operating the handler in the testing of semiconductor devices. The method also includes recording operational throughput characteristics for each operational stage of the handler, and analyzing recorded operational throughput characteristics for each operational stage of the handler. Additionally, the method includes determining which operational stage of the handler has the most limiting constraint causing a lowest operational drumbeat, and adjusting operational parameters of the operational stage of the handler that has the lowest operational drumbeat to increase the operational drumbeat.Type: GrantFiled: November 25, 2014Date of Patent: November 14, 2017Assignee: CELERINT, LLC.Inventors: Howard Roberts, Jr., LeRoy Growt
-
Patent number: 9817062Abstract: A parallel concurrent test (PCT) system is provided for performing the parallel concurrent testing of semiconductor devices. The PCT system includes a pick and place (PnP) handler for engaging and transporting the semiconductor devices along a testing plane, the PnP handler including at least one manipulator. The PCT system also includes a device under test interface board (DIB), the DIB including a broadside test socket for broadside (BS) testing of the semiconductor devices, the broadside testing using at least half of a total number of a semiconductor device pins, and a plurality of design-for-test (DFT) test sockets for DFT testing, the DFT testing using less than half of the total number of the semiconductor device pins, and a tester in electrical contact with the DIB for testing the semiconductor devices in accordance with a stepping pattern test protocol.Type: GrantFiled: January 23, 2017Date of Patent: November 14, 2017Assignee: CELERINT, LLC.Inventor: Howard H. Roberts, Jr.
-
Patent number: 9753081Abstract: A system for connecting a test pin of automatic test equipment (ATE) to devices for testing includes a first handler for manipulating a first portion of the devices and a second handler for manipulating a second portion of the devices. The system includes a first socket for testing devices of the first portion, which is connected to a first wire, and a second socket for testing devices of the second portion, which is connected to a the second wire. A controller multiplexes the two handlers, or dual manipulators of a single handler, to operate the handlers asynchronously in coordination with testing, such that while the ATE is testing devices for one handler, the other handler presents next devices to the ATE for immediate switch of testing between devices for each handler. The system is suitable for conventional handlers and ATE.Type: GrantFiled: February 7, 2011Date of Patent: September 5, 2017Assignee: CELERINT, LLCInventor: Howard Roberts
-
Patent number: 9733301Abstract: A system for communicatively connecting devices for testing to respective test pins of a test head of an automatic test equipment (ATE). The system includes a tester interface device for communicative connection to the test pins of the ATE. The tester interface device includes a first connector and a second connector. The first connector is communicatively connected by the tester interface device to a first group of the test pins and the second connector is communicatively connected by the tester interface device to a second group of the test pins. The first group and the second group can be different test pins, same test pins, or combinations of some same and some different test pins. The system may also include a first pogo pin block device and a second pogo pin block device.Type: GrantFiled: February 7, 2011Date of Patent: August 15, 2017Assignee: CELERINT, LLCInventor: Howard Roberts
-
Publication number: 20170168111Abstract: A modular multiplexing interface assembly and corresponding methodology are provided for reducing semiconductor testing index time in automated semiconductor test equipment using robotic handlers. The modular multiplexing interface assembly includes a modular printed circuit multiplexing motherboard that attaches to the automated semiconductor test equipment, and a plurality of modular load boards, each modular load board being detachably connected, electrically and mechanically, to a robotic handler. The modular multiplexing interface assembly also includes a plurality of electrical cable bundles, each electrical cable bundle electrically connecting the printed circuit motherboard with one of the plurality of modular load boards, wherein the plurality of electrical cable bundles are trace-length matched for a designated digital signal.Type: ApplicationFiled: February 3, 2015Publication date: June 15, 2017Applicant: CELERINT, LLC.Inventor: Howard H. ROBERTS, JR.
-
Publication number: 20170131346Abstract: A parallel concurrent test (PCT) system is provided for performing the parallel concurrent testing of semiconductor devices. The PCT system includes a pick and place (PnP) handler for engaging and transporting the semiconductor devices along a testing plane, the PnP handler including at least one manipulator. The PCT system also includes a device under test interface board (DIB), the DIB including a broadside test socket for broadside (BS) testing of the semiconductor devices, the broadside testing using at least half of a total number of a semiconductor device pins, and a plurality of design-for-test (DFT) test sockets for DFT testing, the DFT testing using less than half of the total number of the semiconductor device pins, and a tester in electrical contact with the DIB for testing the semiconductor devices in accordance with a stepping pattern test protocol.Type: ApplicationFiled: January 23, 2017Publication date: May 11, 2017Applicant: CELERINT, LLCInventor: Howard H. ROBERTS, JR.
-
Patent number: 9551740Abstract: A parallel concurrent test (PCT) system is provided for performing the parallel concurrent testing of semiconductor devices. The PCT system includes a pick and place (PnP) handler for engaging and transporting the semiconductor devices along a testing plane, the PnP handler including at least one manipulator. The PCT system also includes a device under test interface board (DIB), the DIB including a broadside test socket for broadside (BS) testing of the semiconductor devices, the broadside testing using at least half of a total number of a semiconductor device pins, and a plurality of design-for-test (DFT) test sockets for DFT testing, the DFT testing using less than half of the total number of the semiconductor device pins, and a tester in electrical contact with the DIB for testing the semiconductor devices in accordance with a stepping pattern test protocol.Type: GrantFiled: May 18, 2012Date of Patent: January 24, 2017Assignee: CELERINT, LLC.Inventor: Howard H. Roberts, Jr.
-
Publication number: 20160336243Abstract: A method is provided for testing a semiconductor wafer, including individual semiconductor devices located on the semiconductor wafer, using temporary counterpart sacrificial bond pads. The method includes arranging individual semiconductor devices on the semiconductor wafer in a configuration having horizontal rows of the individual semiconductor devices separated by functional horizontal scribe lanes, and having vertical columns of individual semiconductor devices separated by functional vertical scribe lanes. The method includes creating the temporary counterpart sacrificial bond pads, located in the functional horizontal scribe lanes and/or vertical scribe lanes, that are electrically connected to corresponding normal individual bond pads located on individual semiconductor devices.Type: ApplicationFiled: December 24, 2014Publication date: November 17, 2016Applicant: CELERINT, LLCInventor: Howard ROBERTS, JR.
-
Publication number: 20160293461Abstract: A method and system are provided for optimizing operational throughput for a semiconductor device handler having multiple stages. The method includes receiving semiconductor devices for testing at an input carrier buffer, and operating the handler in the testing of semiconductor devices. The method also includes recording operational throughput characteristics for each operational stage of the handler, and analyzing recorded operational throughput characteristics for each operational stage of the handler. Additionally, the method includes determining which operational stage of the handler has the most limiting constraint causing a lowest operational drumbeat, and adjusting operational parameters of the operational stage of the handler that has the lowest operational drumbeat to increase the operational drumbeat.Type: ApplicationFiled: November 25, 2014Publication date: October 6, 2016Applicant: CELERINT, LLC.Inventors: Howard ROBERTS, JR., LeRoy GROWT