Abstract: Apparatus and other embodiments associated with high speed and high breakdown voltage MOS rectifier are disclosed. A Junction All Around structure, where a deep trench structure surrounds and encloses a P-N junction or a MOS structure, is created and applied in various rectifiers. In one embodiment, multiple deep trenches in concentric ring circles enclosed several horizontal P-N junctions in concentric ring circles. In another embodiment, an enclosed deep trench in ring circle surrounds a horizontal P-N junction, which results in a planar N-channel MOS during forward bias. This structure can be extended to multiple deep trenches with associated horizontal P-N junctions.

Abstract: Apparatus and other embodiments associated with high speed and high breakdown voltage MOS rectifier are disclosed. A Junction All Around structure, where a deep trench structure surrounds and encloses a P-N junction or a MOS structure, is created and applied in various rectifiers. In one embodiment, an enclosed deep trench in ring shape surrounds a vertical MOS structure plus a shallow trench gate in the center to create a device with very high breakdown voltage and very low leakage current. This structure is extended to multiple deep trenches and shallow trenches alternating each other.

Abstract: Apparatus and other embodiments associated with high speed and high breakdown voltage rectifier are disclosed. A Junction All Around structure, where a deep trench structure surrounds and encloses a P-N junction or a MOS structure, is created and applied in various rectifiers. In one embodiment, multiple deep trenches in ring shape enclosed a vertical P-N junction. For each deep trench, a corresponding wider ring-shape P+ region is created on top of a N? epi layer. This enclosed deep trench surrounding a vertical P-N junction and a thinner N? epitaxial layer allow higher reverse bias voltage and low leakage current. In another embodiment, an enclosed deep trench in ring shape surrounds a horizontal P-N junction, which results in a planar N-channel MOS during forward bias. The structure can be extended to multiple deep trenches with associated horizontal P-N junctions.

Abstract: Apparatus, methods and other embodiments associated with a high speed and high breakdown voltage Schottky rectifier are disclosed. In one embodiment, the Schottky rectifier has three layers of N-type semiconductor, a first layer of highly doped N-type substrate at the bottom, a second layer of lightly doped epitaxial N-type material above the first layer, and a third layer of very low doping concentration N-type material created by converting the top shallow portion of the second layer without turning into P-type. The Schottky device further includes an enclosed deep trench structure close to the bottom of the second layer and can sustain high reverse bias voltage up to 2,000 volt.

Abstract: A current inrush limiting technique for a switching power converter. In one aspect, a switching power converter includes a main power switch and a current sensor. When the input current exceeds a first threshold, the main power switch is opened. When the input current exceeds a second threshold, higher than the first threshold, a current-limiting resistance is coupled to receive the input current. Accordingly, the input current is limited in two stages by two different techniques. In another aspect, a bleed resistor receives current from a power source for providing power to a controller for the power converter. After start-up, such as when an output voltage of the power converter is available to provide power to the controller, the current-limiting resistor is shorted and the bleed resistor is effectively removed. A single pin of an integrated circuit controller controls shorting of the current-limiting resistor and removal of the bleed resistor.

Abstract: The present invention provides power quality correction circuitry integrated into a single IC, therefore saving space and reducing costs while increase potential and frequency. An embodiment of the present invention discloses an integrated circuit with integrated power factor correction circuit (PFC) and MOSFET circuit. Another embodiment of the present invention provides a power factor correction circuit, a pulse width modulation (PWM) control circuit, and MOSFET circuits integrated into a single IC. Therefore, signals provided by the present invention ensure a smooth and high quality power to the system, thus improving the quality and performance of the overall system.

Abstract: The present invention provides a motor control device, which comprises a signal control circuit having an input pin to output different motor drive signals according to input electronic signals. The signal control circuit is also protected for over current and over voltage. Two switch circuits of brake before make configuration are connected to the signal control circuit. An inverter is arranged between the two switch circuits. The inverter switches the motor drive signal among the two switch circuits and transmits it to a driver, which is connected to a motor drive circuit. A power source circuit is connected to the motor drive circuit to provide electricity for the motor drive circuit. A back electromotive force (back EMF) component for detection and control of the rotation speed of motor is disposed in the driver. The motor control device of the present invention has the advantages of reduced number of pins and shrunk volume.

Abstract: An improved technique for limiting current in a switching power converter. The switching power converter includes a soft-start circuit which slowly increases a switching duty cycle upon power-up. Once the converter is operating normally, the duty cycle is controlled to regulate the output voltage. In the event an excessive output current is detected, soft-start circuit is controlled to reduce the switching duty cycle. More particularly, a soft-start capacitor may be discharged during portions of a clock period used to control switching.

Abstract: A current limiting technique for a voltage converter. A current through a reactive element in a voltage converter is limited. Current from a supply is switched through a reactive element in accordance with a switch control signal for forming a regulated output voltage in a feedback loop. A first signal that is representative of the input current is sensed. A voltage that is representative of the output voltage of the voltage converter is sensed. A second signal that is representative of a difference between the output voltage and a desired voltage is formed. A selected one of the first signal and the second signal is compared to a ramp signal for forming the switch control signal wherein the selected one of the first signal and the second signal is selected according to the relative magnitudes of the first and second signal.

Abstract: A switching power supply which uses carrier control and input voltage sensing. In one aspect, an output voltage is monitored to form a carrier signal. The carrier signal is compared to a signal that is representative of the input current in order to control the switching duty cycle. In addition, a signal representative of the input voltage is summed with the signal that is representative of the input current, or with the carrier signal, in order to effectively control the switching duty cycle under light load conditions and conditions in which the input voltage can vary.

Abstract: A switching power supply with a signal having a shared or alternate function. In one aspect, a bleed resistor supplies power to a switch controller. Then, when an output of the power supply is able to provide power for the switch controller, current through the bleed resistor is inhibited from supplying power to the switch controller. The bleed resistor may then optionally provide a different function. For example, the different function may be to provide a power factor correction (PFC) signal to the switch controller. The PFC signal allows the switch controller to modulate current from the power source to be substantially in phase with the voltage of the AC power source.

Abstract: A switching power supply which uses carrier control and input voltage sensing. In one aspect, an output voltage is monitored to form a carrier signal. The carrier signal is compared to a signal that is representative of the input current in order to control the switching duty cycle. In addition, a signal representative of the input voltage is summed with the signal that is representative of the input current, or with the carrier signal, in order to effectively control the switching duty cycle under light load conditions and conditions in which the input voltage can vary.

Abstract: A low power mode and feedback arrangement for a switching power converter. Two or more main power switches, such as transistors, transfer energy from a supply to load by their opening and closing. When the load requires a relatively low power level, this condition is detected. In response, one or more of the transistor switches is disabled from switching and the reduced power requirements of the load are handled by the remaining one or more transistor switches. As a result, switching losses are reduced. This is because parasitic gate capacitance and on-resistance associated with the disabled switches no longer consume power from the power source. The invention provides significant efficiency advantages during periods when the load draws a low level of power. This is especially useful for battery-powered devices which may operate in a low power mode for extended periods of time, such as standby mode as in a portable telephone.

Abstract: A low power mode and feedback arrangement for a switching power converter. Two or more main power switches, such as transistors, transfer energy from a supply to load by their opening and closing. When the load requires a relatively low power level, this condition is detected. In response, one or more of the transistor switches is disabled from switching and the reduced power requirements of the load are handled by the remaining one or more transistor switches. As a result, switching losses are reduced. This is because parasitic gate capacitance and on-resistance associated with the disabled switches no longer consume power from the power source. The invention provides significant efficiency advantages during periods when the load draws a low level of power. This is especially useful for battery-powered devices which may operate in a low power mode for extended periods of time, such as standby mode as in a portable telephone.

Abstract: A power factor correction circuit arrangement. A rectified alternating-current (AC) input signal may be applied across inputs of a voltage converter circuit, such as a boost converter. Current drawn by the voltage converter may be sensed to form a first sensing signal that is representative of the current. The rectified input voltage may be converted to a second sensing signal that is representative of the AC input signal. Switching in the power converter is adjusted in a first feedback loop to equalize the first and second sensing signals and, thus, the current drawn is regulated to remain in phase with the AC input signal. A feedback signal adjusts switching so as to regulate the output voltage level of the voltage converter in a second feedback loop and, thus, controls power delivered to the load.

Abstract: An improved technique for limiting current in a switching power converter. The switching power converter includes a soft-start circuit which slowly increases a switching duty cycle upon power-up. Once the converter is operating normally, the duty cycle is controlled to regulate the output voltage. In the event an excessive output current is detected, soft-start circuit is controlled to reduce the switching duty cycle. More particularly, a soft-start capacitor may be discharged during portions of a clock period used to control switching.

Abstract: A current inrush limiting technique for a switching power converter. In one aspect, a switching power converter includes a main power switch and a current sensor. When the input current exceeds a first threshold, the main power switch is opened. When the input current exceeds a second threshold, higher than the first threshold, a current-limiting resistance is coupled to receive the input current. Accordingly, the input current is limited in two stages by two different techniques. In another aspect, a bleed resistor receives current from a power source for providing power to a controller for the power converter. After start-up, such as when an output voltage of the power converter is available to provide power to the controller, the current-limiting resistor is shorted and the bleed resistor is effectively removed. A single pin of an integrated circuit controller controls shorting of the current-limiting resistor and removal of the bleed resistor.

Abstract: A volt-second balanced, power factor correction (PFC), pulse-width modulation (PWM) two-stage power converter. A first PFC stage receives an AC input signal and forms a regulated intermediate output voltage. A second stage receives the intermediate output voltage and forms a regulated DC output voltage. A level of the intermediate output voltage is monitored and used to adjust the duty cycle of a main power switch in the PWM stage. By adjusting the PWM duty cycle based on the level of the intermediate output voltage, rather than the DC output voltage, the PWM converter is volt-second balanced. Further, when a controller for the power converter is implemented as an integrated circuit, a pin is not required for monitoring the regulated DC output. Accordingly, the number of pins is minimized.

Abstract: A current limiting technique for a voltage converter. Parasitic resistance of an inductor in an input path to the converter is used to determine the level of current input to the converter. If the measured current level is excessive, then switching in the converter may be interrupted until the current falls to an acceptable level. A modulated input current passes through an inductor of a voltage converter. An input voltage at a first terminal of the inductor is filtered and compared to an output voltage formed at a second terminal of the inductor. The difference in these values is indicative of a voltage across the parasitic resistor and, thus, is indicative of the input current. When the difference exceeds a predetermined level, the input current may be interrupted until the current in the inductor falls to an acceptable level. Current in one or both directions may be monitored for an excessive level.

Abstract: A low power mode and feedback arrangement for a switching power converter. Two or more main power switches, such as transistors, transfer energy from a supply to load by their opening and closing. When the load requires a relatively low power level, this condition is detected. In response, one or more of the transistor switches is disabled from switching and the reduced power requirements of the load are handled by the remaining one or more transistor switches. As a result, switching losses are reduced. This is because parasitic gate capacitance and on-resistance associated with the disabled switches no longer consume power from the power source. The invention provides significant efficiency advantages during periods when the load draws a low level of power. This is especially useful for battery-powered devices which may operate in a low power mode for extended periods of time, such as standby mode as in a portable telephone.