Patents Assigned to ChipScale, Inc.
-
Patent number: 6954130Abstract: A method and apparatus for an electronic component package of a passive component using wafer level processing is provided. Posts are formed on the active side of the substrate of an electronic component. A conductive layer leads the contact areas of the electronic component to the tops of the posts. The conductive layer on the top of the posts acting as leads, attaching to traces on a printed circuit board.Type: GrantFiled: February 7, 2002Date of Patent: October 11, 2005Assignee: ChipScale, Inc.Inventors: Phil P. Marcoux, James L. Young, Changsheng Chen
-
Patent number: 6946734Abstract: A method and apparatus for an electronic component package of a passive component using wafer level processing;is provided. Posts are formed on the active side of the substrate of an electronic component. A conductive layer leads the contact areas of the electronic component to the tops of the posts. The conductive layer on the top of the posts acting as leads, attaching to traces on a printed circuit board.Type: GrantFiled: February 20, 2004Date of Patent: September 20, 2005Assignee: ChipScale, Inc.Inventors: Phil P. Marcoux, James L. Young, Changsheng Chen
-
Patent number: 6833986Abstract: A method and apparatus for an electronic component package of a passive component using wafer level processing is provided. Posts are formed on the active side of the substrate of an electronic component. A conductive layer leads the contact areas of the electronic component to the tops of the posts. The conductive layer on the top of the posts acting as leads, attaching to traces on a printed circuit board.Type: GrantFiled: February 20, 2004Date of Patent: December 21, 2004Assignee: ChipScale, Inc.Inventors: Phil P. Marcoux, James L. Young, Changsheng Chen
-
Patent number: 6414585Abstract: A method and apparatus for an electronic component package of a passive component using wafer level processing is provided. Posts are formed on the active side of the substrate of an electronic component. A conductive layer leads the contact areas of the electronic component to the tops of the posts. The conductive layer on the top of the posts acting as leads, attaching to traces on a printed circuit board.Type: GrantFiled: May 13, 1997Date of Patent: July 2, 2002Assignee: Chipscale, Inc.Inventors: Phil P. Marcoux, James L. Young, Changsheng Chen
-
Patent number: 6355981Abstract: A packaging technique for electronic devices includes wafer fabrication of contacts that wrap down the inside surface of a substrate post. Inherently reliable contacts suitable for a variety of devices can be formed, via a simple fabrication process, with good wafer packing density. A trench is formed in the top surface of a substrate parallel to the edge of its electronic circuit. A gold beam wire extends from a connection point within the circuit into the trench. Unless an insulative substrate is used, the wire runs over an insulating layer that ends part way through the trench. After epoxy encapsulating the top of the substrate, it is back planed to form the bottom surface of the post. Then it is selectively back etched, to expose the bottom surface of the wire, to form the inside surface of the post, and to form the bottom surface of the finished device. A solderable lead wire runs from the exposed gold wire, down the inside surface of the post, and across its bottom.Type: GrantFiled: January 21, 1999Date of Patent: March 12, 2002Assignee: ChipScale, Inc.Inventors: John G. Richards, Donald P. Richmond, III, Wendell B. Sander
-
Patent number: 6221751Abstract: A packaging technique for electronic devices includes wafer fabrication of contacts on the bottom surface of the substrate underneath the active circuit. Inherently reliable contacts suitable for a variety of devices can be formed, via a simple fabrication process, with good wafer packing density. In one embodiment, a trench is formed in the top surface of a substrate parallel to the edge of its electronic circuit. A gold wire extends from a connection point within the circuit into the trench. The gold wire may run over an insulating layer that ends part way through the trench. After epoxy encapsulating the top of the substrate, it is back thinned to expose the bottom surface of the gold wire. Either the back thinning is selective so as to form a substrate standoff, or an epoxy standoff is applied to the bottom of the substrate. A solderable wire runs onto the standoff from the gold wire exposed on the protrusion, possibly over another insulation layer.Type: GrantFiled: June 26, 1998Date of Patent: April 24, 2001Assignee: ChipScale, Inc.Inventors: Changsheng Chen, Phil P. Marcoux, Wendell B. Sander, James L. Young
-
Patent number: 6121119Abstract: The fabrication of a resistor structure is described. A resistive region is formed over the top of a substrate. Trenches are formed from the top side of the substrate in scribe line regions where the wafer is to be separated to form resistor modules. Contact layers are formed over the top side of the substrate and are electrically coupled to each end of the resistive region, respectively. The contact layers are also formed over the sidewalls of the trenches. The wafer is separated through the trenches, creating resistor modules having sidewall contact regions.Type: GrantFiled: May 29, 1997Date of Patent: September 19, 2000Assignee: Chipscale, Inc.Inventors: John G. Richards, Hector Flores
-
Patent number: 6051489Abstract: A method and apparatus for an electronic component package using wafer level processing is provided. Posts are formed on the active side of the substrate of an electronic component. A conductive layer leads the contact areas of the electronic component to the tops of the posts. The conductive layer on the top of the posts acting as leads, attaching to traces on a printed circuit board.Type: GrantFiled: May 13, 1997Date of Patent: April 18, 2000Assignee: ChipScale, Inc.Inventors: James L. Young, Changsheng Chen
-
Patent number: 5910687Abstract: A packaging technique for electronic devices includes wafer fabrication of contacts on the bottom surface of the substrate underneath the active circuit. Inherently reliable contacts suitable for a variety of devices can be formed, via a simple fabrication process, with good wafer packing density. In one embodiment, a trench is formed in the top surface of a substrate parallel to the edge of its electronic circuit. A gold wire extends from a connection point within the circuit into the trench. The gold wire may run over an insulating layer that ends part way through the trench. After epoxy encapsulating the top of the substrate, it is back thinned to expose the bottom surface of the gold wire. Either the back thinning is selective so as to form a substrate standoff, or an epoxy standoff is applied to the bottom of the substrate. A solderable wire runs onto the standoff from the gold wire exposed on the protrusion, possibly over another insulation layer.Type: GrantFiled: January 24, 1997Date of Patent: June 8, 1999Assignee: ChipScale, Inc.Inventors: Changsheng Chen, Phil P. Marcoux, Wendell B. Sander, James L. Young
-
Patent number: 5904496Abstract: A packaging technique for electronic devices includes wafer fabrication of contacts that wrap down the inside surface of a substrate post. Inherently reliable contacts suitable for a variety of devices can be formed, via a simple fabrication process, with good wafer packing density. A trench is formed in the top surface of a substrate parallel to the edge of its electronic circuit. A gold beam wire extends from a connection point within the circuit into the trench. Unless an insulative substrate is used, the wire runs over an insulating layer that ends part way through the trench. After epoxy encapsulating the top of the substrate, it is back planed to form the bottom surface of the post. Then it is selectively back etched, to expose the bottom surface of the wire, to form the inside surface of the post, and to form the bottom surface of the finished device. A solderable lead wire runs from the exposed gold wire, down the inside surface of the post, and across its bottom.Type: GrantFiled: January 24, 1997Date of Patent: May 18, 1999Assignee: Chipscale, Inc.Inventors: John G. Richards, Donald P. Richmond, III, Wendell B. Sander
-
Patent number: 5789817Abstract: An electrical apparatus having a first substrate, a first metallic layer, a semiconductor device, a second metallic layer, and a metallic interconnecting structure is described. The first substrate is of a semiconductor material and has an upper region and a lower region. The substrate provides an electrical path between the upper region and the lower region. The first metallic layer is coupled to the lower region of the substrate. The first metallic layer provides a first external electrical connection. The semiconductor device has an upper region and a lower region. The second metallic layer is coupled to the lower region of the semiconductor device. The second metallic layer provides a second external electrical connection. The metallic interconnecting structure electrically couples the upper region of the first substrate to the upper region of the semiconductor device. A bridge apparatus is also described. In addition, a method of fabricating an electrical apparatus is described.Type: GrantFiled: November 15, 1996Date of Patent: August 4, 1998Assignee: Chipscale, Inc.Inventors: John Gareth Richards, Hector Flores, Wendell B. Sander
-
Patent number: 5656547Abstract: A flange interface for wrap-around contact regions formed in fabricating semiconductor devices provides for a durable and reliable electrical bond. A first layer having a first material is formed over the first side of a wafer. A trench is formed from the second side of the wafer such that a portion of the first layer becomes exposed in the trench. A second layer having a second material is formed over the second side of the wafer such that a portion of the second layer contacts the portion of the first layer exposed in the trench. The wafer is separated through the trench. The trench may be formed by sawing the second side of the wafer in an area where the trench is to be formed. The wafer may then be etched such that the trench is formed.Type: GrantFiled: May 11, 1994Date of Patent: August 12, 1997Assignee: ChipScale, Inc.Inventors: John G. Richards, Wendell B. Sander, Donald P. Richmond, II, Hector Flores
-
Patent number: 5592022Abstract: An electrical apparatus having a top and a bottom is described. A right side portion comprised of a first substrate of semiconductor material is provided. A left side portion of a second substrate of semiconductor material comprising an integrated circuit is provided. A middle portion between the right side portion and the left side portion is provided. The middle portion is comprised of an insulative coating. A metallic interconnecting structure is provided that electrically couples the first substrate of the right side portion to the integrated circuit of the left side portion. The metallic interconnecting structure extends over the insulative material of the middle portion. A top portion comprised of the insulative material is provided that covers the integrated circuit, the metallic interconnecting structure, the left side portion, the right side portion, and the middle portion. The top portion and the middle portion sandwich the metallic interconnecting structure.Type: GrantFiled: July 5, 1994Date of Patent: January 7, 1997Assignee: ChipScale, Inc.Inventors: John G. Richards, Hector Flores, Wendell B. Sander
-
Patent number: 5557149Abstract: A flange interface for wrap-around contact regions formed in fabricating semiconductor devices provides for a durable and reliable electrical bond. A first layer having a first material is formed over the first side of a wafer. A trench is formed from the second side of the wafer such that a portion of the first layer becomes exposed in the trench. A second layer having a second material is formed over the second side of the wafer such that a portion of the second layer contacts the portion of the first layer exposed in the trench. The wafer is separated through the trench. The trench may be formed by sawing the second side of the wafer in an area where the trench is to be formed. The wafer may then be etched such that the trench is formed.Type: GrantFiled: March 24, 1995Date of Patent: September 17, 1996Assignee: ChipScale, Inc.Inventors: John G. Richards, Wendell B. Sander, Donald P. Richmond, II, Hector Flores