Patents Assigned to CHRONOS TECH LLC
-
Patent number: 11568115Abstract: Systems and methods for application specific integrated circuit design using Chronos links are disclosed. A Chronos Link is an ASIC on-chip and off-chip interconnect communication protocol that allows interfaces to transmit and receive information. The protocol may utilize messages or signals to indicate the availability and/or readiness of information to be exchanged between a producer and a consumer allowing the communication to be placed on hold and to be resumed seamlessly. A method includes inserting gaskets and channel repeaters connected to interfaces of multiple intellectual property (IP) blocks in order to replace traditional links with Chronos Links; performing simplified floorplanning; performing simplified placement; performing simplified clock tree synthesis (CTS) and routing; and performing simplified timing closure.Type: GrantFiled: April 30, 2021Date of Patent: January 31, 2023Assignee: CHRONOS TECH LLCInventors: Stefano Giaconi, Giacomo Rinaldi
-
Patent number: 11550982Abstract: Systems and methods for providing Chronos Channel interconnects in an ASIC are provided. Chronos Channels rely on a reduced set of timing assumptions and are robust against delay variations. Chronos Channels transmit data using delay insensitive (DI) codes and quasi-delay-insensitive (QDI) logic. Chronos Channels are insensitive to all wire and gate delay variations, but for those belonging to a few specific forking logic paths called isochronic forks. Chronos Channels use temporal compression in internal paths to reduce the overheads of QDI logic and efficiently transmit data. Chronos Channels are defined by a combination of a DI code, a temporal compression ratio and hardware.Type: GrantFiled: February 4, 2019Date of Patent: January 10, 2023Assignee: CHRONOS TECH LLCInventors: Stefano Giaconi, Giacomo Rinaldi, Matheus Trevisan Moreira, Matthew Pryor, David Fong
-
Patent number: 11438132Abstract: Systems and methods for providing input and output ports to connect to channels are provided. Input and output ports are the basic building blocks to create more complex data routing IP blocks. By aggregating these modular ports in different ways, different implementations of crossbar or Network on Chip (NoC) can be implemented, allowing flexible routing structure while maintaining all the benefits of channels such as robustness against delay variation, data compression and simplified timing assumptions.Type: GrantFiled: July 2, 2020Date of Patent: September 6, 2022Assignee: CHRONOS TECH LLCInventors: Stefano Giaconi, Giacomo Rinaldi, Matheus Trevisan Moreira, Matthew Pryor, David Fong
-
Patent number: 11418269Abstract: This application discloses circuits and apparatus configured to measure performance of asynchronous circuits by injecting data in to inputs of asynchronous circuits and consuming data from the outputs without interfering in the functionality of the asynchronous circuits. This application also discloses systems and methods for assessing the performance of asynchronous channels and/or IP blocks by providing an unambiguous performance value which can be used for performance analysis and comparison.Type: GrantFiled: April 27, 2020Date of Patent: August 16, 2022Assignee: CHRONOS TECH, LLCInventors: Stefano Giaconi, Giacomo Rinaldi, Matheus Trevisan Moreira, Matthew Pryor, David Fong
-
Patent number: 11205029Abstract: Systems and methods for application specific integrated circuit design using Chronos Links are disclosed. A Chronos Link is an ASIC on-chip and off-chip interconnect communication protocol that allows interfaces to transmit and receive information. The protocol may utilize messages or signals to indicate the availability and/or readiness of information to be exchanged between a producer and a consumer allowing the communication to be placed on hold and to be resumed seamlessly. A method includes inserting gaskets and channel repeaters connected to interfaces of multiple intellectual property (IP) blocks in order to replace traditional links with Chronos Links; performing simplified floorplanning; performing simplified placement; performing simplified clock tree synthesis (CTS) and routing; and performing simplified timing closure.Type: GrantFiled: November 4, 2019Date of Patent: December 21, 2021Assignee: CHRONOS TECH LLCInventors: Stefano Giaconi, Giacomo Rinaldi
-
Patent number: 11087057Abstract: Systems and methods for application specific integrated circuit design using Chronos Links are disclosed. A Chronos Link is an ASIC on-chip and off-chip interconnect communication protocol that allows interfaces to transmit and receive information. The protocol may utilize messages or signals to indicate the availability and/or readiness of information to be exchanged between a producer and a consumer allowing the communication to be placed on hold and to be resumed seamlessly. A method includes inserting gaskets and channel repeaters connected to interfaces of multiple intellectual property (IP) blocks in order to replace traditional links with Chronos Links; performing simplified floorplanning; performing simplified placement; performing simplified clock tree synthesis (CTS) and routing; and performing simplified timing closure, where timing estimates are based on a double nature arc abstraction.Type: GrantFiled: March 23, 2020Date of Patent: August 10, 2021Assignee: CHRONOS TECH LLCInventors: Stefano Giaconi, Giacomo Rinaldi, Matheus Trevisan Moreira, Matthew Pryor, David Fong
-
Patent number: 10997342Abstract: Systems and methods for application specific integrated circuit design using Chronos links are disclosed. A Chronos Link is an ASIC on-chip and off-chip interconnect communication protocol that allows interfaces to transmit and receive information. The protocol may utilize messages or signals to indicate the availability and/or readiness of information to be exchanged between a producer and a consumer allowing the communication to be placed on hold and to be resumed seamlessly. A method includes inserting gaskets and channel repeaters connected to interfaces of multiple intellectual property (IP) blocks in order to replace traditional links with Chronos Links; performing simplified floorplanning; performing simplified placement; performing simplified clock tree synthesis (CTS) and routing; and performing simplified timing closure.Type: GrantFiled: June 29, 2020Date of Patent: May 4, 2021Assignee: Chronos Tech LLCInventors: Stefano Giaconi, Giacomo Rinaldi
-
Patent number: 10708034Abstract: Systems and methods for providing input and output ports to connect to channels are provided. Input and output ports are the basic building blocks to create more complex data routing IP blocks. By aggregating these modular ports in different ways, different implementations of crossbar or Network on Chip (NoC) can be implemented, allowing flexible routing structure while maintaining all the benefits of channels such as robustness against delay variation, data compression and simplified timing assumptions.Type: GrantFiled: August 21, 2019Date of Patent: July 7, 2020Assignee: CHRONOS TECH LLCInventors: Stefano Giaconi, Giacomo Rinaldi, Matheus Trevisan Moreira, Matthew Pryor, David Fong
-
Patent number: 10699048Abstract: Systems and methods for application specific integrated circuit design using Chronos links are disclosed. A Chronos Link is an ASIC on-chip and off-chip interconnect communication protocol that allows interfaces to transmit and receive information. The protocol may utilize messages or signals to indicate the availability and/or readiness of information to be exchanged between a producer and a consumer allowing the communication to be placed on hold and to be resumed seamlessly. A method includes inserting gaskets and channel repeaters connected to interfaces of multiple intellectual property (IP) blocks in order to replace traditional links with Chronos Links; performing simplified floorplanning; performing simplified placement; performing simplified clock tree synthesis (CTS) and routing; and performing simplified timing closure.Type: GrantFiled: November 4, 2019Date of Patent: June 30, 2020Assignee: CHRONOS TECH LLCInventors: Stefano Giaconi, Giacomo Rinaldi
-
Patent number: 10637592Abstract: This application discloses circuits and apparatus configured to measure performance of asynchronous circuits by injecting data in to inputs of asynchronous circuits and consuming data from the outputs without interfering in the functionality of the asynchronous circuits. This application also discloses systems and methods for assessing the performance of asynchronous channels and/or IP blocks by providing an unambiguous performance value which can be used for performance analysis and comparison.Type: GrantFiled: August 2, 2018Date of Patent: April 28, 2020Assignee: CHRONOS TECH LLCInventors: Stefano Giaconi, Giacomo Rinaldi, Matheus Trevisan Moreira, Matthew Pryor, David Fong
-
Patent number: 10467369Abstract: Systems and methods for application specific integrated circuit design using Chronos links are disclosed. A Chronos Link is an ASIC on-chip and off-chip interconnect communication protocol that allows interfaces to transmit and receive information. The protocol may utilize messages or signals to indicate the availability and/or readiness of information to be exchanged between a producer and a consumer allowing the communication to be placed on hold and to be resumed seamlessly. A method includes inserting gaskets and channel repeaters connected to interfaces of multiple intellectual property (IP) blocks in order to replace traditional links with Chronos Links; performing simplified floorplanning; performing simplified placement; performing simplified clock tree synthesis (CTS) and routing; and performing simplified timing closure.Type: GrantFiled: January 19, 2018Date of Patent: November 5, 2019Assignee: CHRONOS TECH LLCInventors: Stefano Giaconi, Giacomo Rinaldi
-
Patent number: 10467367Abstract: Systems and methods for application specific integrated circuit design using Chronos Links are disclosed. A Chronos Link is an ASIC on-chip and off-chip interconnect communication protocol that allows interfaces to transmit and receive information. The protocol may utilize messages or signals to indicate the availability and/or readiness of information to be exchanged between a producer and a consumer allowing the communication to be placed on hold and to be resumed seamlessly. A method includes inserting gaskets and channel repeaters connected to interfaces of multiple intellectual property (IP) blocks in order to replace traditional links with Chronos Links; performing simplified floorplanning; performing simplified placement; performing simplified clock tree synthesis (CTS) and routing; and performing simplified timing closure.Type: GrantFiled: September 10, 2018Date of Patent: November 5, 2019Assignee: CHRONOS TECH LLCInventors: Stefano Giaconi, Giacomo Rinaldi
-
Patent number: 10404444Abstract: Systems and methods for providing input and output ports to connect to channels are provided. Input and output ports are the basic building blocks to create more complex data routing IP blocks. By aggregating these modular ports in different ways, different implementations of crossbar or Network on Chip (NoC) can be implemented, allowing flexible routing structure while maintaining all the benefits of channels such as robustness against delay variation, data compression and simplified timing assumptions.Type: GrantFiled: December 4, 2018Date of Patent: September 3, 2019Assignee: CHRONOS TECH LLCInventors: Stefano Giaconi, Giacomo Rinaldi, Matheus Trevisan Moreira, Matthew Pryor, David Fong
-
Patent number: 10331835Abstract: This application discloses the implementation of a self-timed IP with optional clock-less compression and decompression at the boundaries. It also discloses system and methods for application specific integrated circuits to convert RTL code and timing constraints to self-timed circuitry with optional clock-less compression and decompression at the boundaries.Type: GrantFiled: July 7, 2017Date of Patent: June 25, 2019Assignee: CHRONOS TECH LLCInventors: Stefano Giaconi, Giacomo Rinaldi, Matheus Trevisan Moreira, Matthew Pryor, David Fong
-
Patent number: 10235488Abstract: Systems and methods for providing Chronos Channel interconnects in an ASIC are provided. Chronos Channels rely on a reduced set of timing assumptions and are robust against delay variations. Chronos Channels transmit data using delay insensitive (DI) codes and quasi-delay-insensitive (QDI) logic. Chronos Channels are insensitive to all wire and gate delay variations, but for those belonging to a few specific forking logic paths called isochronic forks. Chronos Channels use temporal compression in internal paths to reduce the overheads of QDI logic and efficiently transmit data. Chronos Channels are defined by a combination of a DI code, a temporal compression ratio and hardware.Type: GrantFiled: January 19, 2018Date of Patent: March 19, 2019Assignee: Chronos Tech LLCInventors: Stefano Giaconi, Giacomo Rinaldi
-
Patent number: 10181939Abstract: Systems and methods for providing input and output ports to connect to channels are provided. Input and output ports are the basic building blocks to create more complex data routing IP blocks. By aggregating these modular ports in different ways, different implementations of crossbar or Network on Chip (NoC) can be implemented, allowing flexible routing structure while maintaining all the benefits of channels such as robustness against delay variation, data compression and simplified timing assumptions.Type: GrantFiled: July 10, 2017Date of Patent: January 15, 2019Assignee: CHRONOS TECH LLCInventors: Stefano Giaconi, Giacomo Rinaldi, Matheus Trevisan Moreira, Matthew Pryor, David Fong
-
Patent number: 10073939Abstract: Systems and methods for application specific integrated circuit design using Chronos Links are disclosed. A Chronos Link is an ASIC on-chip and off-chip interconnect communication protocol that allows interfaces to transmit and receive information. The protocol may utilize messages or signals to indicate the availability and/or readiness of information to be exchanged between a producer and a consumer allowing the communication to be placed on hold and to be resumed seamlessly. A method includes inserting gaskets and channel repeaters connected to interfaces of multiple intellectual property (IP) blocks in order to replace traditional links with Chronos Links; performing simplified floorplanning; performing simplified placement; performing simplified clock tree synthesis (CTS) and routing; and performing simplified timing closure.Type: GrantFiled: November 4, 2016Date of Patent: September 11, 2018Assignee: CHRONOS TECH LLCInventors: Stefano Giaconi, Giacomo Rinaldi
-
Patent number: 9977852Abstract: Systems and methods for providing Chronos Channel interconnects in an ASIC are provided. Chronos Channels rely on a reduced set of timing assumptions and are robust against delay variations. Chronos Channels transmit data using delay insensitive (DI) codes and quasi-delay-insensitive (QDI) logic. Chronos Channels are insensitive to all wire and gate delay variations, but for those belonging to a few specific forking logic paths called isochronic forks. Chronos Channels use temporal compression in internal paths to reduce the overheads of QDI logic and efficiently transmit data. Chronos Channels are defined by a combination of a DI code, a temporal compression ratio and hardware.Type: GrantFiled: November 4, 2016Date of Patent: May 22, 2018Assignee: CHRONOS TECH LLCInventors: Stefano Giaconi, Giacomo Rinaldi
-
Patent number: 9977853Abstract: Systems and methods for application specific integrated circuit design using Chronos links are disclosed. A Chronos Link is an ASIC on-chip and off-chip interconnect communication protocol that allows interfaces to transmit and receive information. The protocol may utilize messages or signals to indicate the availability and/or readiness of information to be exchanged between a producer and a consumer allowing the communication to be placed on hold and to be resumed seamlessly. A method includes inserting gaskets and channel repeaters connected to interfaces of multiple intellectual property (IP) blocks in order to replace traditional links with Chronos Links; performing simplified floorplanning; performing simplified placement; performing simplified clock tree synthesis (CTS) and routing; and performing simplified timing closure.Type: GrantFiled: November 4, 2016Date of Patent: May 22, 2018Assignee: CHRONOS TECH LLCInventors: Stefano Giaconi, Giacomo Rinaldi