Abstract: A method, system and product relating to quantum computing. The method comprises using a quantum computer to execute a quantum program a plurality of times, wherein during each execution of the quantum program: reaching an intermediate state, wherein the intermediate state is obtained prior to reaching the terminating cycle of the quantum program; and performing a measurement of a qubit at the intermediate state, whereby obtaining a plurality of measurements of the qubit at the intermediate state in a plurality of executions of the quantum program. The method further comprises determining a value of the qubit at the intermediate state based on the plurality of measurements obtained of the qubit at the intermediate state.

Abstract: A method, apparatus and product includes obtaining a logical representation of a quantum circuit; modifying the quantum circuit to transfer a gate operation defined in a first cycle to be performed in a second cycle, thereby obtaining a modified quantum circuit, wherein said modifying does not change a functionality of the quantum circuit, and synthesizing the modified quantum circuit using a dynamic error correction scheme. The dynamic error correction scheme implements error correction operations using a first assignment of first physical qubits to a logical qubit for a first set of cycles and using a second assignment of second physical qubits to the logical qubit for a second set of cycles, wherein the first set of cycles comprises the first cycle, and the second set of cycles comprises the second cycle.

Abstract: A method, product and apparatus for efficient execution of a quantum program. The method comprises: determining a target qubit of a quantum program and a target cycle, wherein the quantum program is configured to manipulate a set of qubits, including the target qubit, using a set of quantum gates, wherein the quantum program is defined to use a predetermined number of gates; performing an impact analysis of the quantum program with respect to a value of the target qubit at the target cycle to identify a gate that does not impact the value of the target qubit at the target cycle; modifying the quantum program based on the impact analysis by removing the gate, whereby determining a modified quantum program, wherein the modified quantum program is defined to use a number of gates that is smaller than the predetermined number of gates; and executing the modified quantum program.

Abstract: Method, apparatus and product for modeling of quantum circuits and usages thereof. A method comprises obtaining a model of a quantum circuit that comprises a set of decision variables, corresponding domains, and constraints, wherein the set of decision variables comprise gate assignment decision variables that define an assignment of a gate to a qubit in a cycle in the quantum circuit. The method comprises automatically determining a set of valuations for the set of decision variables. The set of valuations are selected from the corresponding domains and satisfy the constraints. Based on the set of valuations the quantum circuit is synthesized.

Abstract: A method, apparatus and product includes obtaining a logical representation of a quantum circuit that is implementable by a plurality of alternative physical representations of the quantum circuit, each of which implementing the logical representation with a different error correction scheme and defining error correction schemes for the quantum circuit. The defining error correction schemes includes implementing a search algorithm on the alternative physical representations, wherein the search algorithm is configured to search for a physical representation of the quantum circuit with an assignment of a plurality of physical qubits to a plurality of logical qubits that is defined in view of a quality score. A quality metric used to compute the quality score is monotonically correlated to error rates of logical output qubits of the quantum circuit when implementing each alternative physical representation. The assignment is utilized to define the error correction schemes for the quantum circuit.

Abstract: A method, product and apparatus of implemented controlled propagation in quantum computing. The method includes obtaining an instruction to implement a controlled propagation of a modified value of a qubit in a quantum program at a target cycle; determining an existing value of the qubit at the target cycle in the quantum program; synthesizing a transformative quantum program based on the existing value and the modified value; and updating the quantum program to perform the transformative quantum program after the target cycle, whereby creating a modified quantum program implementing the instruction.

Abstract: A method, apparatus and product includes obtaining a logical representation of a quantum circuit and selecting a quantity of physical qubits for a physical representation of the quantum circuit, wherein the selecting of the quantity is based on a utility per-qubit metric that is used to define a utility per-qubit score of the quantum circuit. The utility per-qubit score is determined based on a ratio between a quality score of the quantum circuit when using the quantity of physical qubits and between a cost function of the quantum circuit, wherein the quality score is defined by a quality metric that is monotonically correlated to error rates of logical output qubits. The quantum circuit is synthesized using the quantity of the physical qubits that was selected.

Abstract: A method, system and product comprising: obtaining a directed acyclic graph representing a quantum circuit, the directed acyclic graph comprising a set of blocks and connections therebetween, wherein a connection between a first block and a second block indicates passing an output value of a qubit outputted by the first block to be an input value of a qubit manipulated by the second block; determining a Constraint Satisfaction Problem (CSP) based on the directed acyclic graph, wherein the CSP comprises one or more constraints based on the connections defined by the directed acyclic graph; automatically solving the CSP, wherein said automatically solving comprises selecting an implementation to each block that adheres to the one or more constraints; and synthesizing a gate-level representation of the quantum circuit based on the solution to the CSP.

Abstract: A method, system and product relating to quantum computing. The method comprises using a quantum computer to execute a quantum program a plurality of times, wherein during each execution of the quantum program: reaching an intermediate state, wherein the intermediate state is obtained prior to reaching the terminating cycle of the quantum program; and performing a measurement of a qubit at the intermediate state, whereby obtaining a plurality of measurements of the qubit at the intermediate state in a plurality of executions of the quantum program. The method further comprises determining a value of the qubit at the intermediate state based on the plurality of measurements obtained of the qubit at the intermediate state.

Abstract: Method, apparatus and product for modeling of quantum circuits and usages thereof. A method includes obtaining a model of a quantum circuit that comprises a set of decision variables, corresponding domains, and constraints, wherein the set of decision variables comprise gate assignment decision variables that define an assignment of a gate to a qubit in a cycle in the quantum circuit. The method includes automatically determining a set of valuations for the set of decision variables. The set of valuations are selected from the corresponding domains and satisfy the constraints. Based on the set of valuations the quantum circuit is synthesized.

Abstract: A method, system and product comprising: obtaining a functional-level representation of a quantum circuit that comprises a functional block; synthesizing a gate-level representation of the quantum circuit based on the functional-level representation of the quantum circuit, wherein the gate-level representation of the quantum circuit comprises a first sub-circuit and a second sub-circuit; providing the gate-level representation to a gate-level processing component; obtaining, from the gate-level processing component, a change indication indicating that the gate-level processing component modified the first sub-circuit, whereby determining a modified first sub-circuit; in response to the change indication, synthesizing a modified second sub-circuit based on a knowledge of an existence of the modified first sub-circuit.