Patents Assigned to DECA TECHNOLOGIES INC.
  • Patent number: 10818635
    Abstract: A method of making a semiconductor device can include providing a semiconductor die comprising a front surface comprising a gate pad and a source pad, the semiconductor die further comprising a back surface opposite the front surface, the back surface comprising a drain. A gate stud may be formed over and coupled to the gate pad. A source stud may be formed over and coupled to the source pad. An encapsulant may be formed over the semiconductor die. A through mold interconnect may extend between opposing first and second surfaces of the encapsulant. An RDL may be coupled to the gate stud, the source stud, and to the through mold interconnect. A land pad may be formed over the back surface of the semiconductor die and be coupled to the drain after singulating the semiconductor die from its native wafer and after forming the encapsulant over the semiconductor die.
    Type: Grant
    Filed: April 22, 2019
    Date of Patent: October 27, 2020
    Assignee: DECA TECHNOLOGIES INC.
    Inventors: Timothy L. Olson, Christopher M. Scanlan
  • Patent number: 10720417
    Abstract: A semiconductor device includes a molded core unit that includes a first semiconductor die with conductive interconnects and a second semiconductor with conductive interconnects. The first semiconductor die and the second semiconductor die are encapsulated by a single encapsulant that contacts at least four sides surfaces and an active surface of the first semiconductor die and the second semiconductor die, as well as side surfaces of the conductive interconnects. The molded core unit further includes a fine-pitch build-up interconnect structure disposed over the encapsulant and coupled to the conductive interconnects of the first semiconductor die and the conductive interconnects of the second semiconductor die interconnected without a silicon interposer. The molded core unit can be mounted to an organic multi-layer substrate. A heat sink may be coupled to the back surfaces of the first semiconductor die and the second semiconductor die with a thermal interface material (TIM).
    Type: Grant
    Filed: May 11, 2018
    Date of Patent: July 21, 2020
    Assignee: DECA TECHNOLOGIES INC.
    Inventor: Christopher M. Scanlan
  • Patent number: 10672624
    Abstract: A method of making a semiconductor device may include providing a carrier comprising a semiconductor die mounting site. A build-up interconnect structure may be formed over the carrier. A first portion of a conductive interconnect may be formed over the build-up interconnect structure in a periphery of the semiconductor die mounting site. An etch stop layer and a second portion of the conductive interconnect may be formed over the first portion of the conductive interconnect. A semiconductor die may be mounted to the build-up interconnect at the semiconductor die mounting site. The conductive interconnect and the semiconductor die may be encapsulated with a mold compound. A first end of the conductive interconnect on the second portion of the conductive interconnect may be exposed. The carrier may be removed to expose the build-up interconnect structure. The first portion of the conductive interconnect may be etched to expose the etch stop layer.
    Type: Grant
    Filed: June 19, 2018
    Date of Patent: June 2, 2020
    Assignee: Deca Technologies Inc.
    Inventors: Christopher M. Scanlan, William Boyd Rogers, Craig Bishop
  • Patent number: 10600652
    Abstract: A method of removing at least a portion of a layer of material from over a semiconductor substrate that can include dispensing an etching solution over the semiconductor substrate to form a pool of etching solution on the layer of material, wherein a footprint of the pool of etching solution is less than a footprint of the semiconductor substrate. The pool of etching solution and the semiconductor substrate can be moved with respect to each other. A pool boundary of the pool of etching solution can be defined on the semiconductor substrate with at least one air-knife such that the pool of etching solution etches the layer of material over the semiconductor substrate within the footprint of the pool of etching solution. The etching solution and at least a portion of the layer of material etched by the etching solution can be removed with the at least one air-knife.
    Type: Grant
    Filed: April 11, 2017
    Date of Patent: March 24, 2020
    Assignee: Deca Technologies Inc.
    Inventors: Timothy L. Olson, William Boyd Rogers, Ferdinand Aldas
  • Patent number: 10573601
    Abstract: A semiconductor device may include a semiconductor die disposed within an encapsulant, the semiconductor die being misaligned with a package edge formed by the encapsulant. A total radial shift of the semiconductor die may account for the misalignment between semiconductor die and the package edge. A build-up interconnect structure may comprise two or more layers formed over the semiconductor die and the encapsulant, the two or more layers comprising at least one redistribution layer (RDL). The total radial shift may be distributed over the two or more layers of the build-up interconnect structure to form a unit specific pattern for each of the two or more layers. An average misalignment of the semiconductor die and the package edge may be greater than the average misalignment of the at least one unit specific pattern with respect to the package edge.
    Type: Grant
    Filed: December 18, 2018
    Date of Patent: February 25, 2020
    Assignee: Deca Technologies Inc.
    Inventors: Christopher M. Scanlan, Craig Bishop
  • Patent number: 10373913
    Abstract: A method of making a semiconductor device can include providing a wafer comprising a plurality of semiconductor die, wherein each semiconductor die comprises an active surface and a backside opposite the active surface. A photosensitive layer can be formed over the wafer and on a backside of each of the plurality of semiconductor die within the wafer with a coating machine. An identifying mark can be formed within the photosensitive layer for each of the plurality of semiconductor die with a digital exposure machine and a developer, wherein a thickness of the identifying mark is less than or equal to 50 percent of a thickness of the photosensitive layer. The photosensitive layer can be cured. The wafer can be singulated into a plurality of semiconductor devices.
    Type: Grant
    Filed: March 13, 2017
    Date of Patent: August 6, 2019
    Assignee: Deca Technologies, Inc.
    Inventor: Christopher M. Scanlan
  • Patent number: 10373870
    Abstract: A semiconductor device may comprise a semiconductor die comprising an active surface and contact pads disposed. Conductive interconnects comprising first ends may be coupled to the contact pads and second ends may be disposed opposite the first ends. An encapsulant may comprise a planar surface disposed over the active surface of the semiconductor die. The planar surface may be offset from the second surface of the conductive interconnects by a distance greater than or equal to 1 micrometer. A build-up interconnect layer may be disposed over the planar surface and extend into the openings to electrically connect with the conductive interconnects. A method of making the semiconductor device may further comprise grinding a surface of the encapsulant to form the planar surface and the conductive residue across the planar surface. The conductive residue may be etched to remove the conductive residue and to reduce a height of the conductive interconnects.
    Type: Grant
    Filed: April 30, 2018
    Date of Patent: August 6, 2019
    Assignee: Deca Technologies Inc.
    Inventors: Christopher M. Scanlan, Timothy L. Olson
  • Patent number: 10373902
    Abstract: A semiconductor module can comprise a fully molded base portion comprising a planar surface that further comprises a semiconductor die comprising contact pads, conductive pillars coupled to the contact pads and extending to the planar surface, and an encapsulant material disposed over the active surface, four side surfaces, and around the conductive pillars, wherein ends of the conductive pillars are exposed from the encapsulant material at the planar surface of the fully molded base portion. A build-up interconnect structure comprising a routing layer can be disposed over the fully molded base portion. A photo-imagable solder mask material can be disposed over the routing layer and comprise openings to form surface mount device (SMD) land pads electrically coupled to the semiconductor die and the conductive pillars. A SMD component can be electrically coupled to the SMD land pads with surface mount technology (SMT).
    Type: Grant
    Filed: November 28, 2017
    Date of Patent: August 6, 2019
    Assignee: Deca Technologies Inc.
    Inventors: Christopher M. Scanlan, Timothy L. Olson
  • Patent number: 10204803
    Abstract: A semiconductor device and method of making the semiconductor device is described. A semiconductor die can be provided. A polymer layer can be formed over the semiconductor die. A via can be formed in the polymer layer. The polymer layer can be cross-linked in a first process, after forming the via, by exposing the polymer layer to ultraviolet (UV) radiation to form a sidewall of the via with via sidewall slope greater than or equal to 45 degrees and to further form a cross-linked via sidewall surface. The polymer layer can be thermally cured in a second process after the first process, wherein a maximum ramp-up rate from room temperature to a peak temperature of the second process is greater than 10 degrees Celsius per minute.
    Type: Grant
    Filed: October 6, 2015
    Date of Patent: February 12, 2019
    Assignee: Deca Technologies Inc.
    Inventors: William Boyd Rogers, Willibrordus Gerardus Maria van den Hoek
  • Patent number: 10157803
    Abstract: A semiconductor device and method can comprise measuring a true position of each of a plurality of semiconductor die within an embedded die panel and determining a total radial shift of each of the plurality of semiconductor die. The total radial shift of each of the plurality of semiconductor die can be distributed to two or more layers for each of the plurality of semiconductor die by assigning a portion of the total radial shift to each of the layers according to a priority list to form a distributed radial shift for each of the layers. A transformation for each of the layers for each of the plurality of semiconductor die can be transformed using the distributed radial shift for each of the layers. A unit specific pattern can be formed over each of the plurality of semiconductor die with the transformation for each of the layers.
    Type: Grant
    Filed: September 15, 2017
    Date of Patent: December 18, 2018
    Assignee: DECA Technologies Inc.
    Inventors: Craig Bishop, Christopher M. Scanlan
  • Patent number: 10056304
    Abstract: An automated optical inspection (AOI) system can comprise aligning a wafer comprising a plurality of unit specific patterns. A plurality of unique reference standards can be created as a plurality of electrical nets by generating with a computer an electrical net for each of the unit specific patterns, each of the plurality of electrical nets comprising a start point and an end point. An image of each of the plurality of unit specific patterns can be captured with a camera. The image can be processed with the computer to provide a plurality of extracted boundaries of contiguous electrically conductive regions. Defects in the plurality of unit specific patterns, if present, can be detected by comparing each of the extracted boundaries of contiguous electrically conductive regions to a corresponding one of the plurality of unique reference standards. An output of known good die can be created.
    Type: Grant
    Filed: May 18, 2017
    Date of Patent: August 21, 2018
    Assignee: DECA Technologies Inc
    Inventors: Craig Bishop, Vaibhav Joga Singh Bora, Christopher M. Scanlan, Timothy L. Olson
  • Patent number: 10050004
    Abstract: A method of making a semiconductor device can comprise providing a temporary carrier comprising a semiconductor die mounting site, and forming an insulating layer over the temporary carrier. Conductive pads can be formed within openings in the insulating layer and be positioned both within and without the die mounting area. A backside redistribution layer (RDL) can be formed over the temporary carrier before mounting a semiconductor die at the die mounting site. Conductive interconnects can be formed over the temporary carrier in a periphery of the semiconductor die mounting site. A semiconductor die can be mounted face up to the insulating layer. The conductive interconnects, backside RDL, and semiconductor die can be encapsulated with a mold compound. A build-up interconnect structure can be formed and connected to the semiconductor die and the conductive interconnects. The temporary carrier can be removed and the conductive pads exposed in a grinding process.
    Type: Grant
    Filed: November 18, 2016
    Date of Patent: August 14, 2018
    Assignee: DECA Technologies Inc.
    Inventors: Christopher M. Scanlan, William Boyd Rogers, Craig Bishop
  • Patent number: 9978655
    Abstract: A semiconductor device and method of adaptive patterning for panelized packaging with dynamic via clipping is described. A panel comprising an encapsulating material disposed around a plurality of semiconductor die can be formed. An actual position for each of the plurality of semiconductor die within the panel can be measured. A conductive redistribution layer (RDL) comprising first capture pads aligned with the actual positions of each of the plurality of semiconductor die can be formed. A plurality of second capture pads at least partially disposed over the first capture pads and aligned with a package outline for each of the plurality of semiconductor packages can be formed. A nominal footprint of a plurality of conductive vias can be adjusted to account for a misalignment between each semiconductor die and its corresponding package outline.
    Type: Grant
    Filed: July 18, 2016
    Date of Patent: May 22, 2018
    Assignee: DECA Technologies Inc.
    Inventors: Christopher M. Scanlan, Craig Bishop
  • Patent number: 9887103
    Abstract: An adaptive patterning method and system for fabricating panel based package structures is described. A plurality of semiconductor die comprising a copper column disposed over the active surface of each semiconductor die is provided. An embedded die panel is formed by disposing an encapsulant around each of the plurality of semiconductor die. A true position and rotation of each semiconductor die within the embedded die panel is measured. A unit-specific pattern is formed to align with the true position of each semiconductor die in the embedded die panel. The unit-specific pattern as a fan-out structure disposed over the semiconductor die, over the encapsulant, and coupled to the copper columns. A fan-in redistribution layer (RDL) can extend over the active surface of each semiconductor die such that the copper columns formed over the fan-in RDLs. The unit-specific pattern can be directly coupled to the copper columns.
    Type: Grant
    Filed: November 17, 2015
    Date of Patent: February 6, 2018
    Assignee: Deca Technologies, Inc.
    Inventors: Christopher M. Scanlan, Timothy L. Olson
  • Patent number: 9831170
    Abstract: A semiconductor module can comprise a fully molded base portion comprising a planar surface that further comprises a semiconductor die comprising contact pads, conductive pillars coupled to the contact pads and extending to the planar surface, and an encapsulant material disposed over the active surface, four side surfaces, and around the conductive pillars, wherein ends of the conductive pillars are exposed from the encapsulant material at the planar surface of the fully molded base portion. A build-up interconnect structure comprising a routing layer can be disposed over the fully molded base portion. A photo-imageable solder mask material can be disposed over the routing layer and comprise openings to form surface mount device (SMD) land pads electrically coupled to the semiconductor die and the conductive pillars. A SMD component can be electrically coupled to the SMD land pads with surface mount technology (SMT).
    Type: Grant
    Filed: November 17, 2016
    Date of Patent: November 28, 2017
    Assignee: DECA Technologies, Inc.
    Inventors: Christopher M. Scanlan, Timothy L. Olson
  • Patent number: 9818659
    Abstract: A method of making a semiconductor device can include forming an embedded die panel by encapsulating a first semiconductor die and a second semiconductor die with conductive interconnects in a single step. An actual position of the first semiconductor die and second semiconductor die can be measured within the embedded die panel. The first semiconductor die and the second semiconductor die can be interconnected by a build-up interconnect structure comprising a first unit specific alignment portion aligned with the first semiconductor die, a second unit specific alignment portion aligned with the second semiconductor die, unit specific routing connecting the first unit specific alignment portion and the second unit specific alignment portion, and a fixed portion aligned with outline of embedded die panel and coupled to the unit specific routing.
    Type: Grant
    Filed: October 11, 2016
    Date of Patent: November 14, 2017
    Assignee: DECA Technologies Inc.
    Inventor: Craig Bishop
  • Patent number: 9761571
    Abstract: A method of making a semiconductor device can include providing a temporary carrier with adhesive. A first semiconductor die and a second semiconductor die can be mounted face up to the temporary carrier such that back surfaces of the first semiconductor die and the second semiconductor die are depressed within the adhesive. An embedded die panel can be formed by encapsulating at least four sides surfaces and an active surface of the first semiconductor die, the second semiconductor die, and side surfaces of the conductive interconnects in a single step. The conductive interconnects of the first semiconductor die and the second semiconductor die can be interconnected without a silicon interposer by forming a fine-pitch build-up interconnect structure over the embedded die panel to form at least one molded core unit. The at least one molded core unit can be mounted to an organic multi-layer substrate.
    Type: Grant
    Filed: September 16, 2016
    Date of Patent: September 12, 2017
    Assignee: DECA Technologies Inc.
    Inventor: Christopher M. Scanlan
  • Patent number: 9754835
    Abstract: A method of making a semiconductor package can include placing a single layer dielectric film on a temporary carrier substrate. A plurality of semiconductor die can be placed directly on the first surface of the single layer dielectric film. The single layer dielectric film can be cured to lock the plurality of semiconductor die in place on the single layer dielectric film. The plurality of semiconductor die can be encapsulated while directly on the single layer dielectric film with an encapsulant. The single layer dielectric film can be patterned utilizing a mask-less patterning technique to form a via hole after removing the temporary carrier substrate. A conductive layer can be formed directly on, substantially parallel to, and extending across, the second surface of the patterned single layer dielectric film, within the vial hole, and over the plurality of semiconductor die.
    Type: Grant
    Filed: October 12, 2016
    Date of Patent: September 5, 2017
    Assignee: DECA Technologies Inc.
    Inventors: Christopher M. Scanlan, Craig Bishop
  • Patent number: 9653339
    Abstract: A semiconductor substrate carrier for use during wet chemical processing may comprise a conductive flange to couple the carrier with processing equipment, a frame coupled with the conductive flange, where the frame is configured to hold a semiconductor substrate, and an integrated shield coupled with the frame. The integrated shield is configured to alter an electric field near at least a portion of a surface of the semiconductor substrate during the wet chemical processing.
    Type: Grant
    Filed: February 16, 2011
    Date of Patent: May 16, 2017
    Assignee: Deca Technologies Inc.
    Inventor: Tim Olson
  • Patent number: 9640495
    Abstract: A method of removing at least a portion of a layer of material from over a semiconductor substrate that can include dispensing an etching solution over the semiconductor substrate to form a pool of etching solution on the layer of material, wherein a footprint of the pool of etching solution is less than a footprint of the semiconductor substrate. The pool of etching solution and the semiconductor substrate can be moved with respect to each other. A pool boundary of the pool of etching solution can be defined on the semiconductor substrate with at least one air-knife such that the pool of etching solution etches the layer of material over the semiconductor substrate within the footprint of the pool of etching solution. The etching solution and at least a portion of the layer of material etched by the etching solution can be removed with the at least one air-knife.
    Type: Grant
    Filed: July 7, 2016
    Date of Patent: May 2, 2017
    Assignee: Deca Technologies Inc.
    Inventors: Timothy L. Olson, William Boyd Rogers, Ferdinand Aldas