Patents Assigned to DESIGN EXPRESS LIMITED
-
Patent number: 9136320Abstract: A field effect transistor includes a semiconductor substrate having a protrusion with at least one inclined surface, a gate insulator disposed at least on a portion of the inclined surface, and a gate conductor disposed on the gate insulator, wherein the semiconductor substrate comprises doped regions sandwiching a channel region, wherein the at least one inclined surface has a first crystal orientation in the channel region, and the inclined surface has an included angle to a vertical plane with a second crystal orientation. The hole mobility and the electron mobility are substantially the same in the channel region having a crystalline orientation off from the (110) crystal orientation.Type: GrantFiled: April 8, 2013Date of Patent: September 15, 2015Assignee: DESIGN EXPRESS LIMITEDInventor: Chun Yen Chang
-
Patent number: 9000464Abstract: A semiconductor structure includes a temporary substrate; a first semiconductor layer positioned on the temporary substrate; a dielectric layer comprising a plurality of patterned nano-scaled protrusions disposed on the first semiconductor layer; a dielectric layer surrounding the plurality of patterned nano-scaled protrusions and disposed on the first semiconductor layer; and a second semiconductor layer positioned on the dielectric layer, wherein the top surfaces of the patterned nano-scaled protrusions are in contact with the bottom of the second semiconductor layer. An etching process is performed on the semiconductor structure to separate the first semiconductor layer and the second semiconductor layer, in order to detach the temporary substrate from the second semiconductor layer and transfer the second semiconductor layer to a permanent substrate.Type: GrantFiled: March 1, 2012Date of Patent: April 7, 2015Assignee: Design Express LimitedInventors: Chun-Yen Chang, Po-Min Tu, Jet-Rung Chang
-
Publication number: 20140299923Abstract: A field effect transistor includes a semiconductor substrate having a protrusion with at least one inclined surface, a gate insulator disposed at least on a portion of the inclined surface, and a gate conductor disposed on the gate insulator, wherein the semiconductor substrate comprises doped regions sandwiching a channel region, wherein the at least one inclined surface has a first crystal orientation in the channel region, and the inclined surface has an included angle to a vertical plane with a second crystal orientation. The hole mobility and the electron mobility are substantially the same in the channel region having a crystalline orientation off from the (110) crystal orientation.Type: ApplicationFiled: April 8, 2013Publication date: October 9, 2014Applicant: DESIGN EXPRESS LIMITEDInventor: Chun Yen CHANG
-
Publication number: 20140264260Abstract: The present invention provides a semiconductor column structure which includes a light emitting layer and at least two facets with different crystalline orientations. The surface area ratio of the at least two facets is changed to alter the luminescence properties, such as CCT and CRI. Particularly, the surface area ratio of the at least two facets is adjusted in a range of from 1:0.1 to 1:10.Type: ApplicationFiled: March 15, 2013Publication date: September 18, 2014Applicant: DESIGN EXPRESS LIMITEDInventors: Chun Yen CHANG, Jet Rung CHANG
-
Patent number: 8693253Abstract: A NAND flash memory includes a plurality of NAND flash memory structures separated by an insulating layer. In one embodiment of the present disclosure, the NAND flash memory structure includes a first bitline extending along a first direction, a first charge-trapping region positioned over the first bitline, a wordline positioned over the first charge-trapping region and extending along a second direction, a second charge-trapping region positioned over the wordline, and a second bitline positioned over the second charge-trapping region, wherein the first charge-trapping region and the second charge-trapping region are stacked along a third direction substantially perpendicular to the first direction and the second direction.Type: GrantFiled: April 30, 2012Date of Patent: April 8, 2014Assignee: Design Express LimitedInventor: Chun-Yen Chang
-
Publication number: 20130228809Abstract: A semiconductor structure includes a temporary substrate; a first semiconductor layer positioned on the temporary substrate; a dielectric layer comprising a plurality of patterned nano-scaled protrusions disposed on the first semiconductor layer; a dielectric layer surrounding the plurality of patterned nano-scaled protrusions and disposed on the first semiconductor layer; and a second semiconductor layer positioned on the dielectric layer, wherein the top surfaces of the patterned nano-scaled protrusions are in contact with the bottom of the second semiconductor layer. An etching process is performed on the semiconductor structure to separate the first semiconductor layer and the second semiconductor layer, in order to detach the temporary substrate from the second semiconductor layer and transfer the second semiconductor layer to a permanent substrate.Type: ApplicationFiled: March 1, 2012Publication date: September 5, 2013Applicant: DESIGN EXPRESS LIMITEDInventors: CHUN-YEN CHANG, PO-MIN TU, JET-RUNG CHANG