Patents Assigned to Diablo Technologies Inc.
-
Patent number: 9779020Abstract: A system for interfacing with a co-processor or input/output device is disclosed. According to one embodiment, the system provides a one-hot address cache comprising a plurality of one-hot addresses and a host interface to a host memory controller of a host system. Each one-hot address of the plurality of one-hot addresses has a bit width. The plurality of one-hot addresses is configured to store the data associated with a corresponding memory address in an address space of a memory system and provide the data to the host memory controller during a memory map learning process. The plurality of one-hot addresses comprises a zero address of the bit width and a plurality of non-zero addresses of the bit width, and each one-hot address of the plurality of non-zero addresses of the one-hot address cache has only one non-zero address bit of the bit width.Type: GrantFiled: April 29, 2014Date of Patent: October 3, 2017Assignee: DIABLO TECHNOLOGIES INC.Inventors: Michael L. Takefman, Maher Amer, Riccardo Badalone
-
Patent number: 9575908Abstract: A system for interfacing with a co-processor or input/output device is disclosed. According to one embodiment, the system performs a maze unlock sequence by operating a memory device in a maze unlock mode. The maze unlock sequence involves writing a first data pattern of a plurality of data patterns to a memory address of the memory device, reading a first set of data from the memory address, and storing the first set of data in a validated data array. The maze unlock sequence further involves writing a second data pattern of the plurality of data patterns to the memory address, reading a second set of data from the memory address, and storing the second set of data in the validated data array. A difference vector array is generated from the validate data array and an address map of the memory device is identified based on the difference vector array.Type: GrantFiled: April 29, 2014Date of Patent: February 21, 2017Assignee: DIABLO TECHNOLOGIES INC.Inventors: Michael L. Takefman, Maher Amer, Riccardo Badalone
-
Patent number: 9552175Abstract: A system for interfacing with a co-processor or input/output device is disclosed. According to one embodiment, the system is configured to receive a command from a host memory controller of a host system and store the command in a command buffer entry. The system determines that the command is complete using a buffer check logic and provides the command to a command buffer. The command buffer comprises a first field that specifies an entry point of the command within the command buffer entry.Type: GrantFiled: April 29, 2014Date of Patent: January 24, 2017Assignee: DIABLO TECHNOLOGIES INC.Inventors: Michael L. Takefman, Maher Amer, Riccardo Badalone
-
Patent number: 9465557Abstract: A load reduction dual in-line memory module (LRDIMM) is similar to a registered dual in-line memory module (RDIMM) in which control signals are synchronously buffered but the LRDIMM includes a load reduction buffer (LRB) in the data path as well. To make an LRDIMM which appears compatible with RDIMMs on a system memory bus, the serial presence detector (SPD) of the LRDIMM is programmed with modified latency support and minimum delay values. When the dynamic read only memory (DRAMs) devices of the LRDIMM are subsequently set up by the host at boot time based on the parameters provided by the SPD, selected latency values are modified on the fly in an enhanced register phase look loop (RPLL) device. This has the effect of compensating for the delay introduced by the LRB without violating DRAM constraints, and provides memory bus timing for a LRDIMM that is indistinguishable from that of a RDIMM.Type: GrantFiled: April 20, 2015Date of Patent: October 11, 2016Assignee: DIABLO TECHNOLOGIES INC.Inventors: Maher Amer, Michael Lewis Takefman
-
Patent number: 9449651Abstract: A system and method for offsetting the data buffer latency in a CPIO device having a JEDEC standard DDR-4 LRDIMM chipset as the front end is disclosed. According to one embodiment, a CPIO ASIC provides variable timing control for its DDR-4 LRDIMM interface such that propagation delay of the data buffers can be offset by the CPIO ASIC, allowing the CPIO LRDIMM to be timing compatible with an RDIMM.Type: GrantFiled: March 20, 2015Date of Patent: September 20, 2016Assignee: DIABLO TECHNOLOGIES INC.Inventors: Michael L. Takefman, Maher Amer, Claus Reitlingshoefer
-
Patent number: 9444495Abstract: A system for interfacing with a co-processor or input/output device is disclosed. According to one embodiment, the system includes a computer processing unit, a memory module, a memory bus that connects the computer processing unit and the memory module, and a co-processing unit or input/output device, wherein the memory bus also connects the co-processing unit or input/output device to the computer processing unit.Type: GrantFiled: March 2, 2015Date of Patent: September 13, 2016Assignee: DIABLO TECHNOLOGIES INC.Inventors: Michael L. Takefman, Maher Amer, Riccardo Badalone
-
Publication number: 20150347151Abstract: A method of booting a computer system using a non-volatile memory of a memory module of the computer system is disclosed. According to one embodiment, a memory controller driver of a memory module of the computer system is stored in a non-volatile memory of the memory module. A memory controller of the memory module has a register that is set to indicate a location of the memory controller driver in the non-volatile memory of the memory module. The memory controller determines the location of the memory controller driver of the memory module using the register. The memory controller driver is transferred from the non-volatile memory to a buffer of the memory controller and subsequently from the buffer of the memory controller to a main memory of the computer system. The computer system initializes the memory module using the memory controller driver.Type: ApplicationFiled: May 28, 2014Publication date: December 3, 2015Applicant: Diablo Technologies Inc.Inventors: Michael L. Takefman, Bart Trojankowski, Maher Amer, Riccardo Badalone
-
Publication number: 20150326684Abstract: A method of controlling a remote computer device of a remote computer system over a remote direct memory access (RDMA) is disclosed. According to one embodiment, the method includes establishing a connection for remote direct memory access (RDMA) between a local memory device of a local computer system and a remote memory device of a remote computer system. A local command is sent from a local application that is running on the local computer system to the remote memory device of the remote computer system via the RDMA. The remote computer system executes the local command on the remote computer device.Type: ApplicationFiled: May 7, 2014Publication date: November 12, 2015Applicant: Diablo Technologies Inc.Inventors: Michael L. Takefman, Bart Trojankowski, Maher Amer, Riccardo Badalone
-
Publication number: 20150324281Abstract: A system and method for implementing an object storage device is disclosed. According to one embodiment, the system includes a first controller configured to interface with a main memory controller of a computer system to receive a data object and a first request for storing the data object, the first request including a key value. The system also includes a second controller configured to: allocate memory in one or more non-volatile memory storage units for storing the data object, store the data object in the allocated memory, and maintain an association between the key value and allocated memory.Type: ApplicationFiled: May 7, 2014Publication date: November 12, 2015Applicant: Diablo Technologies Inc.Inventors: Michael L. Takefman, Bart Trojanowski, Maher Amer
-
Patent number: 9015408Abstract: A method is disclosed for providing memory bus timing of a load reduction dual inline memory module (LRDIMM). The method includes: determining a latency value of a dynamic random access memory (DRAM) of the LRDIMM; determining a modified latency value of the DRAM that accounts for a delay caused by a load reduction buffer (LRB) that is deployed between the DRAM and a memory bus; storing the modified latency value in a serial presence detector (SPD) of the LRDIMM; and providing memory bus timing for the LRDIMM based on the modified latency value, wherein the memory bus timing is compatible with a registered dual inline memory module (RDIMM).Type: GrantFiled: May 5, 2014Date of Patent: April 21, 2015Assignee: Diablo Technologies, Inc.Inventors: Maher Amer, Michael Lewis Takefman
-
Patent number: 8972805Abstract: A system for interfacing with a co-processor or input/output device is disclosed. According to one embodiment, the system includes a computer processing unit, a memory module, a memory bus that connects the computer processing unit and the memory module, and a co-processing unit or input/output device, wherein the memory bus also connects the co-processing unit or input/output device to the computer processing unit.Type: GrantFiled: April 7, 2014Date of Patent: March 3, 2015Assignee: Diablo Technologies Inc.Inventors: Michael L. Takefman, Maher Amer, Riccardo Badalone
-
Publication number: 20140244924Abstract: A method is disclosed for providing memory bus timing of a load reduction dual inline memory module (LRDIMM). The method includes: determining a latency value of a dynamic random access memory (DRAM) of the LRDIMM; determining a modified latency value of the DRAM that accounts for a delay caused by a load reduction buffer (LRB) that is deployed between the DRAM and a memory bus; storing the modified latency value in a serial presence detector (SPD) of the LRDIMM; and providing memory bus timing for the LRDIMM based on the modified latency value, wherein the memory bus timing is compatible with a registered dual inline memory module (RDIMM).Type: ApplicationFiled: May 5, 2014Publication date: August 28, 2014Applicant: DIABLO TECHNOLOGIES INC.Inventors: Maher Amer, Michael Lewis Takefman
-
Publication number: 20140237176Abstract: A system for interfacing with a co-processor or input/output device is disclosed. According to one embodiment, the system performs a maze unlock sequence by operating a memory device in a maze unlock mode. The maze unlock sequence involves writing a first data pattern of a plurality of data patterns to a memory address of the memory device, reading a first set of data from the memory address, and storing the first set of data in a validated data array. The maze unlock sequence further involves writing a second data pattern of the plurality of data patterns to the memory address, reading a second set of data from the memory address, and storing the second set of data in the validated data array. A difference vector array is generated from the validate data array and an address map of the memory device is identified based on the difference vector array.Type: ApplicationFiled: April 29, 2014Publication date: August 21, 2014Applicant: Diablo Technologies Inc.Inventors: Michael L. Takefman, Maher Amer, Riccardo Badalone
-
Publication number: 20140237205Abstract: A system for interfacing with a co-processor or input/output device is disclosed. According to one embodiment, the system is configured to receive a command from a host memory controller of a host system and store the command in a command buffer entry. The system determines that the command is complete using a buffer check logic and provides the command to a command buffer. The command buffer comprises a first field that specifies an entry point of the command within the command buffer entry.Type: ApplicationFiled: April 29, 2014Publication date: August 21, 2014Applicant: Diablo Technologies Inc.Inventors: Michael L. Takefman, Maher Amer, Riccardo Badalone
-
Publication number: 20140237157Abstract: A system for interfacing with a co-processor or input/output device is disclosed. According to one embodiment, the system provides a one-hot address cache comprising a plurality of one-hot addresses and a host interface to a host memory controller of a host system. Each one-hot address of the plurality of one-hot addresses has a bit width. The plurality of one-hot addresses is configured to store the data associated with a corresponding memory address in an address space of a memory system and provide the data to the host memory controller during a memory map learning process. The plurality of one-hot addresses comprises a zero address of the bit width and a plurality of non-zero addresses of the bit width, and each one-hot address of the plurality of non-zero addresses of the one-hot address cache has only one non-zero address bit of the bit width.Type: ApplicationFiled: April 29, 2014Publication date: August 21, 2014Applicant: Diablo Technologies Inc.Inventors: Michael L. Takefman, Maher Amer, Riccardo Badalone
-
Publication number: 20140223262Abstract: A system for interfacing with a co-processor or input/output device is disclosed. According to one embodiment, the system includes a computer processing unit, a memory module, a memory bus that connects the computer processing unit and the memory module, and a co-processing unit or input/output device, wherein the memory bus also connects the co-processing unit or input/output device to the computer processing unit.Type: ApplicationFiled: April 7, 2014Publication date: August 7, 2014Applicant: Diablo Technologies Inc.Inventors: Michael L. Takefman, Maher Amer, Riccardo Badalone
-
Patent number: 8738853Abstract: A load reduction dual in-line memory module (LRDIMM) is similar to a registered dual inline memory module (RDIMM) in which control signals are synchronusly buffered but the LRDIMM includes a load reduction buffer (LRB) in the data path as well. To make an LRDIMM which appears compatible with RDIMMs on a system memory bus, the serial presence detector (SPD) of the LRDIMM is programmed with modified latency support and minimum delay values. When the dynamic read only memory (DRAMs) devices of the LRDIMM are subsequently set up by the host at boot time based on the parameters provided by the SPD, selected latency values are modified on the fly in an enhanced register phase look loop (RPLL) device. This has the effect of compensating for the delay introduced by the LRB without violating DRAM constraints, and provides memory bus timing for a LRDIMM that is indistinguishable from that of a RDIMM.Type: GrantFiled: April 30, 2013Date of Patent: May 27, 2014Assignee: Diablo Technologies Inc.Inventors: Maher Amer, Michael Lewis Takefman
-
Patent number: 8713379Abstract: A system for interfacing with a co-processor or input/output device is disclosed. According to one embodiment, the system includes a computer processing unit, a memory module, a memory bus that connects the computer processing unit and the memory module, and a co-processing unit or input/output device, wherein the memory bus also connects the co-processing unit or input/output device to the computer processing unit.Type: GrantFiled: November 22, 2011Date of Patent: April 29, 2014Assignee: Diablo Technologies Inc.Inventors: Michael L. Takefman, Maher Amer, Riccardo Badalone
-
Publication number: 20130238849Abstract: A load reduction dual in-line memory module (LRDIMM) is similar to a registered dual inline memory module (RDIMM) in which control signals are synchronusly buffered but the LRDIMM includes a load reduction buffer (LRB) in the data path as well. To make an LRDIMM which appears compatible with RDIMMs on a system memory bus, the serial presence detector (SPD) of the LRDIMM is programmed with modified latency support and minimum delay values. When the dynamic read only memory (DRAMs) devices of the LRDIMM are subsequently set up by the host at boot time based on the parameters provided by the SPD, selected latency values are modified on the fly in an enhanced register phase look loop (RPLL) device. This has the effect of compensating for the delay introduced by the LRB without violating DRAM constraints, and provides memory bus timing for a LRDIMM that is indistinguishable from that of a RDIMM.Type: ApplicationFiled: April 30, 2013Publication date: September 12, 2013Applicant: DIABLO TECHNOLOGIES INC.Inventors: Maher Amer, Michael Lewis Takefman
-
Patent number: 8452917Abstract: A load reduction dual in-line memory module (LRDIMM) is similar to a registered dual in-line memory module (RDIMM) in which control signals are synchronously buffered but the LRDIMM includes a load reduction buffer (LRB) in the data path as well. To make an LRDIMM which appears compatible with RDIMMs on a system memory bus, the serial presence detector (SPD) of the LRDIMM is programmed with modified latency support and minimum delay values. When the dynamic read only memory (DRAMs) devices of the LRDIMM are subsequently set up by the host at boot time based on the parameters provided by the SPD, selected latency values are modified on the fly in an enhanced register phase look loop (RPLL) device. This has the effect of compensating for the delay introduced by the LRB without violating DRAM constraints, and provides memory bus timing for a LRDIMM that is indistinguishable from that of a RDIMM.Type: GrantFiled: September 14, 2009Date of Patent: May 28, 2013Assignee: Diablo Technologies Inc.Inventors: Maher Amer, Michael Lewis Takefman