Abstract: A control section consisting of an address processing circuit and two sequencers for use in a programmable microprocessor. The address processing circuit has two sets of input lines and one set of output lines, and is adapted to convert address information provided at the input lines into a signal at the output lines which consists of microinstructions suitable for use in other portions of the microprocessor. Each sequencer is connected to one set of input lines of the address processing circuit and is adapted to receive data from an external source and provide address information corresponding to such data to the address processing circuit. In operation, the signal provided at the output lines of the address processing circuit consists of time-division multiplexed microinstructions, each such microinstruction being derived from one of the two external sources.