Patents Assigned to eTopus Technology Inc.
-
Patent number: 11907004Abstract: A transmitter device includes a configurable timer circuit that adjusts timing of input data for serial transmission of the input data. The configurable timer circuit may be configured depending on the configured data rate of the transmitter device. In one embodiment, the configurable timer circuit includes a plurality of configurable retimers that retime the input data where at least a portion of one of the plurality of configurable retimers is enabled based on the configured data rate.Type: GrantFiled: June 27, 2022Date of Patent: February 20, 2024Assignee: ETOPUS TECHNOLOGY INC.Inventors: Tze Yin Cheung, Paul K. Lai, Danfeng Xu
-
Patent number: 11695425Abstract: A receiver having analog-to-digital converters (ADC) is disclosed. The ADCs may be reconfigured based on the insertion loss mode of the receiver. For example, different portions of a plurality of time-interleaved successive approximation (SAR) ADC slices included in at least one sub-ADC of each time-interleaved ADC may be enabled depending on which of a plurality of insertion loss modes is selected for operation of the receiver.Type: GrantFiled: September 23, 2022Date of Patent: July 4, 2023Assignee: eTopus Technology Inc.Inventor: Danfeng Xu
-
Patent number: 11489540Abstract: A receiver having analog-to-digital converters (ADC) is disclosed. The ADCs may be reconfigured based on the insertion loss mode of the receiver. For example, different portions of a plurality of time-interleaved successive approximation (SAR) ADC slices included in at least one sub-ADC of each time-interleaved ADC may be enabled depending on which of a plurality of insertion loss modes is selected for operation of the receiver.Type: GrantFiled: August 9, 2021Date of Patent: November 1, 2022Assignee: eTopus Technology Inc.Inventor: Danfeng Xu
-
Patent number: 11438199Abstract: A transmitter device having a calibrator circuit is disclosed. The calibrator circuit performs duty cycle calibration and phase calibration on a plurality of clock signals of the transmitter device. In one embodiment, the phase calibration is performed based on a comparison of the clock signals to a reference clock signal from the plurality of clock signals. In another embodiment, the calibrator circuit uses fixed patterns of data signals to perform phase calibration on the plurality of clock signals.Type: GrantFiled: May 18, 2021Date of Patent: September 6, 2022Assignee: eTopus Technology Inc.Inventors: Danfeng Xu, Xiaolong Liu, Hon Man Yau, Paul K. Lai, Kai Keung Chan
-
Patent number: 11349689Abstract: A receiver for data recovery from a channel signal of a communications channel. The receiver includes a quantization circuit to generate a quantized code corresponding to the channel signal. A first decision circuit recovers, in a first signal processing mode, digital data for the channel signal based on the quantized representation of the channel signal. A second decision circuit recovers, in a second signal processing mode, the digital data for the channel signal based on the quantized representation of the channel signal. A controller selects between the first signal processing mode and the second signal processing mode based on a parameter indicative of a signal quality of the channel signal.Type: GrantFiled: May 1, 2020Date of Patent: May 31, 2022Assignee: eTopus Technology Inc.Inventors: Kai Keung Chan, Danfeng Xu, Yu Kou
-
Patent number: 11190203Abstract: A receiver having analog-to-digital converters (ADC) is disclosed. The ADCs may be reconfigured based on the data rate of the receiver. For example, more portions of each time-interleaved ADC may be enabled to support a higher data rate of the receiver and less portions of the ADCs may be used to support a lower data rate of the receiver.Type: GrantFiled: January 15, 2021Date of Patent: November 30, 2021Assignee: eTopus Technology Inc.Inventor: Danfeng Xu
-
Patent number: 11115040Abstract: A receiver having analog-to-digital converters (ADC) is disclosed. The ADCs may be reconfigured based on the insertion loss mode of the receiver. For example, different portions of a plurality of time-interleaved successive approximation (SAR) ADC slices included in at least one sub-ADC of each time-interleaved ADC may be enabled depending on which of a plurality of insertion loss modes is selected for operation of the receiver.Type: GrantFiled: November 2, 2020Date of Patent: September 7, 2021Assignee: eTopus Technology Inc.Inventor: Danfeng Xu
-
Patent number: 10931295Abstract: A receiver having analog-to-digital converters (ADC) is disclosed. The ADCs may be reconfigured based on the data rate of the receiver. For example, more portions of each time-interleaved ADC may be enabled to support a higher data rate of the receiver and less portions of the ADCs may be used to support a lower data rate of the receiver.Type: GrantFiled: June 16, 2020Date of Patent: February 23, 2021Assignee: eTopus Technology Inc.Inventor: Danfeng Xu
-
Patent number: 10720936Abstract: A receiver having analog-to-digital converters (ADC) is disclosed. The ADCs may be reconfigured based on the data rate of the receiver. For example, more portions of each time-interleaved ADC may be enabled to support a higher data rate of the receiver and less portions of the ADCs may be used to support a lower data rate of the receiver.Type: GrantFiled: July 22, 2019Date of Patent: July 21, 2020Assignee: eTopus Technology Inc.Inventor: Danfeng Xu
-
Patent number: 10680857Abstract: A receiver for data recovery from a channel signal of a communications channel. The receiver includes a quantization circuit to generate a quantized code corresponding to the channel signal. A first decision circuit recovers, in a first signal processing mode, digital data for the channel signal based on the quantized representation of the channel signal. A second decision circuit recovers, in a second signal processing mode, the digital data for the channel signal based on the quantized representation of the channel signal. A controller selects between the first signal processing mode and the second signal processing mode based on a parameter indicative of a signal quality of the channel signal.Type: GrantFiled: March 5, 2019Date of Patent: June 9, 2020Assignee: eTopus Technology Inc.Inventors: Kai Keung Chan, Danfeng Xu, Yu Kou
-
Patent number: 10270627Abstract: A receiver for data recovery from a channel signal of a communications channel. The receiver includes a quantization circuit to generate a quantized code corresponding to the channel signal. A first decision circuit recovers, in a first signal processing mode, digital data for the channel signal based on the quantized representation of the channel signal. A second decision circuit recovers, in a second signal processing mode, the digital data for the channel signal based on the quantized representation of the channel signal. A controller selects between the first signal processing mode and the second signal processing mode based on a parameter indicative of a signal quality of the channel signal.Type: GrantFiled: March 14, 2016Date of Patent: April 23, 2019Assignee: eTopus Technology Inc.Inventors: Kai Keung Chan, Danfeng Xu, Yu Kou
-
Patent number: 9780796Abstract: A receiver having analog to digital converters with phase adjustable sampling clocks. A first analog to digital converter converts an analog signal into first digital samples under control of a first sampling clock. A first clock generator adjusts a phase of the first sampling clock based on at least one first phase control signal. A second analog to digital converter converts the analog signal into second digital samples under control of a second sampling clock. A second clock generator adjusts the phase of the second sampling clock based on at least one second phase control signal. A data decision circuit recovers data based on the first and second samples. Feedback circuitry receives the recovered data and generates at least one first phase control signal for the first clock generator and generates at least one second phase control signal for the second clock generator based on the first phase control signal.Type: GrantFiled: September 20, 2016Date of Patent: October 3, 2017Assignee: eTopus Technology Inc.Inventor: Yu Kou
-
Patent number: 9742422Abstract: A receiver having an analog to digital converter with adjustable reference voltages that are calibrated to account for process variations. The receiver comprises an analog to digital converter. The analog to digital converter includes a reference generator to generate a set of N reference voltages. The reference generator adjusts voltage levels of the set of N reference voltages based on one or more control signals. A plurality of comparators compare an input signal to the set of N reference voltages. A calibration circuit generates the one or more control signals for adjusting the voltage levels of the N reference voltages based on outputs of the comparators.Type: GrantFiled: June 15, 2016Date of Patent: August 22, 2017Assignee: eTopus Technology Inc.Inventors: Danfeng Xu, Kai Keung Chan, Yu Kou
-
Patent number: 9705531Abstract: A multi-mode viterbi decoder supporting different decoding modes. The viterbi decoder comprises circuitry to output one or more data symbol values. The circuitry sets the one or more data symbol values to a first quantity of unit intervals in a first decoding mode (e.g. PAM-4). The circuitry sets the one or more data symbol values to a second quantity of unit intervals in a second decoding mode (e.g. NRZ). The second quantity of unit intervals is greater than the first quantity of unit intervals. A branch metric circuit is adapted to, in the first decoding mode, generate a set of viterbi branch metrics based on the data symbol values for the first quantity of unit intervals. The branch metric circuit is adapted to, in the second decoding mode, generate the set of viterbi branch metrics based on the data symbol values for the second quantity of unit intervals.Type: GrantFiled: February 18, 2015Date of Patent: July 11, 2017Assignee: eTopus Technology Inc.Inventors: Kai Keung Chan, Yu Kou, Tze Yin Cheung, Danfeng Xu
-
Patent number: 9461654Abstract: A receiver having analog to digital converters with phase adjustable sampling clocks. A first analog to digital converter converts an analog signal into first digital samples under control of a first sampling clock. A first clock generator adjusts a phase of the first sampling clock based on at least one first phase control signal. A second analog to digital converter converts the analog signal into second digital samples under control of a second sampling clock. A second clock generator adjusts the phase of the second sampling clock based on at least one second phase control signal. A data decision circuit recovers data based on the first and second samples. Feedback circuitry receives the recovered data and generates at least one first phase control signal for the first clock generator and generates at least one second phase control signal for the second clock generator based on the first phase control signal.Type: GrantFiled: June 1, 2015Date of Patent: October 4, 2016Assignee: eTopus Technology Inc.Inventor: Yu Kou
-
Patent number: 9425950Abstract: A receiver for high speed communications. The receiver includes an analog to digital converter to convert an analog input signal into at least one digital input signal at timings controlled by a sampling clock. A finite impulse response filter generates at least one filtered input signal based on the digital input signal. A data decision circuit recovers data based on the filtered input signal. The filtered input signal and the recovered data can be provided to a feedback loop to determine a timing error of the sampling clock, which is then used to generate the sampling clock.Type: GrantFiled: December 16, 2014Date of Patent: August 23, 2016Assignee: eTopus Technology Inc.Inventor: Yu Kou
-
Patent number: 9397680Abstract: A receiver having an analog to digital converter with adjustable reference voltages that are calibrated to account for process variations. The receiver comprises an analog to digital converter. The analog to digital converter includes a reference generator to generate a set of N reference voltages. The reference generator adjusts voltage levels of the set of N reference voltages based on one or more control signals. A plurality of comparators compare an input signal to the set of N reference voltages. A calibration circuit generates the one or more control signals for adjusting the voltage levels of the N reference voltages based on outputs of the comparators.Type: GrantFiled: October 31, 2014Date of Patent: July 19, 2016Assignee: eTopus Technology Inc.Inventors: Danfeng Xu, Kai Keung Chan, Yu Kou
-
Patent number: 9319249Abstract: A receiver for data recovery from a channel signal of a communications channel. The receiver includes a quantization circuit to generate a quantized code corresponding to the channel signal. A first decision circuit recovers, in a first signal processing mode, digital data for the channel signal based on the quantized representation of the channel signal. A second decision circuit recovers, in a second signal processing mode, the digital data for the channel signal based on the quantized representation of the channel signal. A controller selects between the first signal processing mode and the second signal processing mode based on a parameter indicative of a signal quality of the channel signal.Type: GrantFiled: August 27, 2014Date of Patent: April 19, 2016Assignee: eTopus Technology Inc.Inventors: Kai Keung Chan, Danfeng Xu, Yu Kou