Patents Assigned to FASL, LLC
-
Patent number: 7394125Abstract: Systems and methods of fabricating a U-shaped memory device with a recessed channel and a segmented/separated ONO layer are provided. Multibit operation is facilitated by a separated ONO layer, which includes a charge trapping region on sidewalls of polysilicon gate structures adjacent to source/drain regions. Programming and erasing of the memory cells is facilitated by the relatively short distance between acting source regions and the gate. Additionally, short channel effects are mitigated by a relatively long U-shaped channel region that travels around the recessed polysilicon gate thereby adding a depth dimension to the channel length.Type: GrantFiled: February 24, 2006Date of Patent: July 1, 2008Assignee: FASL LLCInventors: Jaeyong Park, Hidehiko Shiraiwa, Satoshi Torii, Mark T. Ramsbey
-
Patent number: 7098546Abstract: The present invention pertains to utilizing a salicide in establishing alignment marks in semiconductor fabrication. A metal layer is formed over exposed portions of a silicon substrate as well as oxide areas formed over bitlines buried within the substrate. The metal layer is treated to react with the exposed portions of the silicon substrate to form salicided areas. The metal layer does not, however, react with the oxide areas. As such, salicided areas are formed adjacent to the oxide areas to provide an enhanced optical contrast when light is shined there-upon. In this manner, the alignment marks can be more readily “seen”. The enhanced optical contrast thus allows the marks to continue to be seen as scaling occurs.Type: GrantFiled: June 16, 2004Date of Patent: August 29, 2006Assignee: Fasl LLCInventors: Emmanuil H. Lingunis, Jean Yee-Mei Yang, Hidehiko Shiraiwa
-
Patent number: 7074677Abstract: A manufacturing method for a Flash memory includes depositing a first dielectric layer on a semiconductor substrate. A low hydrogen charge-trapping dielectric layer is deposited followed by a second dielectric layer. First and second bitlines are implanted and a wordline layer is deposited.Type: GrantFiled: November 29, 2002Date of Patent: July 11, 2006Assignee: FASL LLCInventors: Arvind Halliyal, Minh Van Ngo, Hidehiko Shiraiwa, Rinji Sugino
-
Publication number: 20060145242Abstract: A silicon nitride film for storing electric charge is formed on a semiconductor substrate while placing a tunnel oxide film in between, and the silicon nitride film is then subjected to hydrogen plasma treatment so as to effectively erase unnecessary charge stored therein during various process steps in fabrication of the semiconductor memory device, to thereby stabilize the threshold voltage (Vth) of the semiconductor memory device.Type: ApplicationFiled: March 7, 2006Publication date: July 6, 2006Applicant: FASL LLCInventors: Hideo Takagi, Takayuki Enda, Miyuki Umetsu, Tsukasa Takamatsu
-
Patent number: 7067377Abstract: Systems and methods of fabricating a U-shaped memory device with a recessed channel and a segmented/separated ONO layer are provided. Multibit operation is facilitated by a separated ONO layer, which includes a charge trapping region on sidewalls of polysilicon gate structures adjacent to source/drain regions. Programming and erasing of the memory cells is facilitated by the relatively short distance between acting source regions and the gate. Additionally, short channel effects are mitigated by a relatively long U-shaped channel region that travels around the recessed polysilicon gate thereby adding a depth dimension to the channel length.Type: GrantFiled: March 30, 2004Date of Patent: June 27, 2006Assignee: FASL LLCInventors: Jaeyong Park, Hidehiko Shiraiwa, Satoshi Torii, Mark T. Ramsbey
-
Patent number: 7037780Abstract: A silicon nitride film for storing electric charge is formed on a semiconductor substrate while placing a tunnel oxide film in between, and the silicon nitride film is then subjected to hydrogen plasma treatment so as to effectively erase unnecessary charge stored therein during various process steps in fabrication of the semiconductor memory device, to thereby stabilize the threshold voltage (Vth) of the semiconductor memory device.Type: GrantFiled: November 18, 2003Date of Patent: May 2, 2006Assignee: FASL LLCInventors: Hideo Takagi, Takayuki Enda, Miyuki Umetsu, Tsukasa Takamatsu
-
Patent number: 7033957Abstract: Process for reducing charge leakage in a SONOS flash memory device, including in one embodiment, forming a bottom oxide layer of an ONO structure on the semiconductor substrate to form an oxide/silicon interface having a first oxygen content adjacent the oxide/silicon interface; treating the bottom oxide layer to increase the first oxygen content to a second oxygen content adjacent the oxide/silicon interface; and depositing a nitride charge-storage layer on the bottom oxide layer. In another embodiment, process for reducing charge leakage in a SONOS flash memory device, including forming a bottom oxide layer of an ONO structure on a surface of the semiconductor substrate having an oxide/silicon interface with a super-stoichiometric oxygen content adjacent the oxide/silicon interface; and depositing a nitride charge-storage layer on the bottom oxide layer.Type: GrantFiled: February 5, 2003Date of Patent: April 25, 2006Assignee: FASL, LLCInventors: Hidehiko Shiraiwa, Tazrien Kamal, Mark Ramsbey, Inkuk Kang, Jaeyong Park, Rinji Sugino, Jean Y. Yang, Fred T K Cheung, Arvind Halliyal, Amir H. Jafarpour
-
Patent number: 7019366Abstract: More efficient use of silicon area is achieved by incorporating an electrostatic discharge protective (ESDP) device beneath a pad area of a semiconductor structure. The pad area includes a substrate having a first metal layer above it. A second metal layer is above the first metal layer. The ESDP device resides in the substrate below the first metal layer. A layer of dielectric separates the first and second metal layers. A via within the dielectric layer electrically couples the first and second metal layers. A via connects to the ESDP component. Subsequent metal layers can be arranged between the first and second metal layers. The Ohmic value of the resistance component of the ESDP device can be set during fabrication by fixing a number of individual via components, arranged electrically in parallel, by fixing the cross sectional area of the via components, and/or by fixing the length of the via components.Type: GrantFiled: January 14, 2004Date of Patent: March 28, 2006Assignee: FASL LLCInventors: Nian Yang, Hiroyuki Ogawa, Yider Wu, Kuo-Tung Chang, Yu Sun
-
Patent number: 7009887Abstract: The present invention determines or identifies programming variations for different groups within an array or memory device that properly program memory cells within the respective groups. Then, during programming operations for a given memory cell, programming voltages are applied according to the determined or identified programming variations for the group to which the given memory cell belongs. These adjusted programming variations facilitate successful programming of the particular memory cell.Type: GrantFiled: June 3, 2004Date of Patent: March 7, 2006Assignee: FASL LLCInventors: Ed Hsia, Darlene Hamilton, Alykhan Madhani, Kenneth Yu
-
Patent number: 6984563Abstract: A semiconductor component having a substantially planar surface on which a film can be deposited and a method for manufacturing the semiconductor component. A layer of dielectric material is formed over a semiconductor substrate and a layer of polysilicon is formed on the layer of dielectric material. The polysilicon layer is patterned to form floating gate structures and expose portions of the layer of dielectric material. Additional dielectric material is formed over the floating gate structures and the exposed portions of the layer of dielectric material. The additional dielectric material is planarized such that it has a surface that is substantially contiguous with and coplanar with the floating gate structures. An oxide-nitride-oxide (ONO) dielectric structure or stack is formed on the surfaces of the floating gate structures and the dielectric material. A layer of polysilicon is formed on the ONO dielectric structure.Type: GrantFiled: July 1, 2004Date of Patent: January 10, 2006Assignee: FASL LLCInventors: Kelley Kyle Higgins, Sr., Ibrahim Khan Burki
-
Patent number: 6979577Abstract: Concerning a plurality of wafers which compose one lot, amounts of misalignment between alignment marks of these wafers and alignment patterns transferred on photoresists are measured in advance, and then, a mutual relation between a thickness of an interlayer dielectric film and a value of Wafer Scaling is calculated. When exposure is actually executed, first, an interlayer dielectric film is formed on the alignment marks in a lot and planarized. After that, the thickness of the interlayer dielectric film after planarization is measured. The value of the Wafer Scaling is estimated from an average value of the thicknesses of the interlayer dielectric films in the lot and the above-mentioned mutual relation. Then, photoresists are coated on the interlayer dielectric films in the lot, and the photoresists are exposed while the correction is executed so as to compensate the value of the Wafer Scaling.Type: GrantFiled: October 10, 2003Date of Patent: December 27, 2005Assignee: FASL LLCInventor: Tohru Higashi
-
Patent number: 6977195Abstract: For characterizing bulk leakage current of a junction, a center junction surrounded by an isolation structure is formed with a first depth. In addition, at least one periphery junction having a second depth greater than the first depth is formed in a portion of the center junction adjacent the isolation structure. A junction silicide is formed with the center and periphery junctions. The magnitude of a reverse-bias voltage across the junction silicide and the P-well is incremented for determining a critical magnitude of the reverse-bias when current through the junction silicide and the P-well reaches a threshold current density.Type: GrantFiled: August 16, 2004Date of Patent: December 20, 2005Assignee: FASL, LLCInventors: John J. Bush, Wen-Jie Qi, Robert Dawson
-
Patent number: 6969886Abstract: A SONOS flash memory device, including a semiconductor substrate; an ONO structure formed on the semiconductor substrate, the ONO structure including a bottom oxide layer, a dielectric charge storage layer and a top oxide layer, the bottom oxide layer having a super-stoichiometric oxygen content and an oxygen vacancy content of about 1010/cm2 or less, wherein the bottom oxide layer exhibits a reduced charge leakage relative to a bottom oxide layer having a stoichiometric or sub-stoichiometric oxygen content and a greater number of oxygen vacancies. In one embodiment, the bottom oxide layer has an oxygen vacancy content of substantially zero.Type: GrantFiled: July 12, 2004Date of Patent: November 29, 2005Assignee: FASL, LLCInventors: Jaeyong Park, Hidehiko Shiraiwa, Arvind Halliyal, Jean Y. Yang, Inkuk Kang, Tazrien Kamal, Amir H. Jafarpour
-
Patent number: 6958511Abstract: Process of fabricating multi-bit charge trapping dielectric flash memory device, including forming on a semiconductor substrate a bottom oxide layer to define a substrate/oxide interface, in which the bottom oxide layer includes a first oxygen concentration and a first nitrogen concentration; and adding a quantity of nitrogen to the bottom oxide layer, whereby the bottom oxide layer includes a first region adjacent the charge storage layer and a second region adjacent the substrate/oxide interface, the second region having a second oxygen concentration and a second nitrogen concentration, in which the second nitrogen concentration exceeds the first nitrogen concentration, provided that the second nitrogen concentration does not exceed the second oxygen concentration. In one embodiment, the first nitrogen concentration is substantially zero.Type: GrantFiled: October 6, 2003Date of Patent: October 25, 2005Assignee: FASL, LLCInventors: Arvind Halliyal, Amir H. Jafarpour, Hidehiko Shiraiwa, Tazrien Kamal, Mark Ramsbey, Jaeyong Park
-
Patent number: 6955965Abstract: Process for fabricating a charge trapping dielectric flash memory device including steps of providing a semiconductor substrate; forming on the semiconductor substrate a bottom oxide layer; depositing on the bottom oxide layer a nitride layer, the deposited nitride layer having a first hydrogen content; and applying a treatment to reduce the first hydrogen content to a second hydrogen content.Type: GrantFiled: December 9, 2003Date of Patent: October 18, 2005Assignee: FASL, LLCInventors: Arvind Halliyal, Tazrien Kamal, Hidehiko Shiraiwa, Jean Y. Yang
-
Publication number: 20050224866Abstract: After an ONO film in which a silicon nitride film (22) formed by a plasma nitriding method using a plasma processor having a radial line slot antenna is sandwiched by silicon oxide films (21), (23), a bit line diffusion layer (17) is formed in a memory cell array region (11) by an ion implantation as a resist pattern (16) taken as a mask, then lattice defects are given to the silicon nitride film (22) by a further ion implantation. Accordingly, a highly reliable semiconductor memory device can be realized, in which a high quality nitride film is formed in a low temperature condition, in addition, the nitride film can be used as a charge trap film having a charge capture function sufficiently adaptable for a miniaturization and a high integration which are recent demands.Type: ApplicationFiled: February 25, 2005Publication date: October 13, 2005Applicant: FASL LLCInventors: Masahiko Higashi, Manabu Nakamura, Kentaro Sera, Hiroyuki Nansei, Yukihiro Utsuno, Hideo Takagi, Tatsuya Kajita
-
Patent number: 6949481Abstract: Process for fabricating a semiconductor device including steps of providing a semiconductor substrate having formed thereon a semiconductor device; depositing over the semiconductor device a spacer layer, the spacer layer having a first hydrogen content; and applying a treatment to reduce the first hydrogen content to a second hydrogen content. The invention is particularly useful when applied to flash memory devices such as a charge trapping dielectric flash memory device.Type: GrantFiled: December 9, 2003Date of Patent: September 27, 2005Assignee: FASL, LLCInventors: Arvind Halliyal, Fred T K Cheung, Rinji Sugino, Hidehiko Shiraiwa, Tazrien Kamal, Jean Y. Yang
-
Patent number: 6949433Abstract: The present invention, in one embodiment, relates to a process for fabricating a semiconductor device that is resistant to hot carrier induced stress. The method includes the steps of forming an oxide layer on a semiconductor substrate, the oxide layer and the semiconductor substrate forming a substrate-oxide interface, in which the interface includes at least one of silicon-hydrogen bonds or dangling silicon bonds; and exposing the interface to ultraviolet radiation and an atmosphere comprising at least one gas having at least atom capable of forming a silicon-atom bond under conditions sufficient to convert at least a portion of the at least one of silicon-hydrogen bonds or dangling silicon bonds to silicon-atom bonds.Type: GrantFiled: February 7, 2003Date of Patent: September 27, 2005Assignee: FASL LLCInventors: Shiraiwa Hidehiko, Arvind Halliyal, Jaeyong Park
-
Patent number: 6944057Abstract: A method for controlling gate voltage in a memory device is described. The method includes providing a circuit that is adapted to be coupled with the memory device. The circuit is for generating a reference voltage. The method further includes utilizing the reference voltage provided by the circuit to apply a voltage at a gate of the memory device. The voltage has a value corresponding to a temperature of the memory device. The method also includes retaining a proportional relationship between the reference voltage and the temperature of the memory device, regardless of the change in the temperature of the memory device. The reference voltage provides a substantially constant programming time for the memory device regardless of the temperature of the memory device.Type: GrantFiled: May 6, 2003Date of Patent: September 13, 2005Assignee: FASL LLCInventors: Edward F. Runnion, Tien-Chun Yang, Binh Quang Le, Shigekazu Yamada, Darlene G. Hamilton, Ming-Huei Shieh, Pau-Ling Chen, Kazuhiro Kurihara
-
Patent number: 6912163Abstract: A charge trapping dielectric memory device. The memory device includes a gate electrode disposed over a dielectric stack that includes a dielectric charge trapping layer. The gate electrode has a work function of about 4.6 eV to about 5.2 eV.Type: GrantFiled: September 9, 2003Date of Patent: June 28, 2005Assignee: FASL, LLCInventors: Wei Zheng, Yun Wu, Hidehiko Shiraiwa, Mark T. Ramsbey, Tazrien Kamal