Patents Assigned to Floating Point Systems, Inc.
-
Patent number: 5081573Abstract: A parallel processing system utilizes a plurality of simultaneously operable arithmetic units to provide matrix-vector products, with each of the arithmetic units implementing the matrix-vector product calculations for plural rows of a matrix stored as vectors in an arithmetic unit. A column of a second matrix is broadcast to the respective arithmetic units whereby the products may be developed in all the arithmetic units simultaneously. The broadcasting of the matrix elements is accomplished via a memory bus which may be employed for selectively or simultaneously accessing registers in the various arithmetic units whereby vector information may be written into memory addresses and calculation results retrieved therefrom.Type: GrantFiled: January 23, 1990Date of Patent: January 14, 1992Assignee: Floating Point Systems, Inc.Inventors: William E. Hall, Dale A. Stigers, Leslie F. Decker
-
Patent number: 5003508Abstract: An apparatus for providing data communication between concurrently operating random access memory and processing devices includes a set of interface nodes interconnected in series by bidirectional buses. Each node includes means for reading data at selected addresses within a random access memory and means for selectively transmitting that data outwardly to either one or both of the nearest neighbor nodes to which it is connected. Each node also includes means for receiving data from any nearest neighbor node to which it is connected, for writing that data into a selected address of random access memory, and for forwarding that data to another nearest neighbor node. Each node attaches a selected distance field to data it transmits to a nearest neighbor node, the distance field indicating the relative address of an intended destination node in terms of the number of nodes between the forwarding node and an intended destination.Type: GrantFiled: April 7, 1989Date of Patent: March 26, 1991Assignee: Floating point Systems, Inc.Inventor: William E. Hall
-
Patent number: 4891751Abstract: A massively parallel vector computer comprises a set of vector processing nodes, each node including a main processor for controlling access to a random access memory through an internal bus and a set of ports for interfacing external busses to the internal bus. The external busses interconnect pairs of nodes to form a network through which data may be transmitted from the random access memory in any one node to the random access memory in any other node in the network. Each vector processing node also includes a vector memory accessed through a local bus, the local and internal busses communicating via an additional port controlled by the main processor. A vector processor within each node performs operations on vectors stored in the vector memory and stores the results in the vector memory. A peripheral processing network comprises a set of peripheral processing nodes interconnected via further busses, and wherein selected peripheral processing nodes are coupled to selected vector processing nodes.Type: GrantFiled: March 27, 1987Date of Patent: January 2, 1990Assignee: Floating Point Systems, Inc.Inventors: Duane B. Call, Alfred Mudrow, Randall C. Johnson, Robert F. Bennion
-
Patent number: 4442488Abstract: A memory system includes a high-speed, multi-region instruction cache, each region of which stores a variable number of instructions received from a main data memory said instructions forming part of a program. An instruction is transferred to a region from the main data memory in response to a program address and may be executed without waiting for simultaneous transfer of a large block or number of instructions. Meanwhile, instructions at consecutively subsequent addresses in the main data memory are transferred to the same region for building an expanding cache of rapidly accessible instructions. The expansion of a given region is brought about as a result of the addressing of that region, such that a cache region receiving a main line of the aforementioned program will be expanded in preference to a region receiving an occasionally used sub-routine.Type: GrantFiled: February 22, 1983Date of Patent: April 10, 1984Assignee: Floating Point Systems, Inc.Inventor: William E. Hall
-
Patent number: 4179734Abstract: A digital data processor includes a plurality of memory registers, a floating point adder and a floating point multiplier intercoupled by a plurality of simultaneously operable parallel buses facilitating multiple parallel operations during one clock cycle or instruction. The floating adder and multiplier each include a number of stages separated by intermediate temporary storage registers which receive the partial results of a computation for use by the next stage during the next clock period. Floating point additions, multiplications and other arithmetic and logical results are produced during each clock cycle. Memory registers comprise a data pad having a plurality of selectable stack registers and means for writing information into said data pad during one clock cycle for retrieval during the next clock cycle.Type: GrantFiled: October 31, 1977Date of Patent: December 18, 1979Assignee: Floating Point Systems, Inc.Inventor: George P. O'Leary
-
Patent number: 4075704Abstract: A digital data processor includes a plurality of memory registers, a floating point adder and a floating point multiplier intercoupled by a plurality of simultaneously operable parallel buses facilitating multiple parallel operations during one clock cycle or instruction. The floating adder and multiplier each include a number of stages separated by intermediate temporary storage registers which receive the partial results of a computation for use by the next stage during the next clock period. Floating point additions, multiplications and other arithmetic and logical results are produced during each clock cycle.Type: GrantFiled: July 2, 1976Date of Patent: February 21, 1978Assignee: Floating Point Systems, Inc.Inventor: George P. O'Leary