Patents Assigned to FLOSFIA INC.
-
Patent number: 12597847Abstract: Provided is a power conversion circuit, including: a first switching element and a second switching element connected in parallel to each other; and a control unit configured to control turn-on/off of each of the switching elements, wherein a current value at a cross point of current-voltage characteristics when a forward current flows through the first switching element and current-voltage characteristics when a current flows through the second switching element is greater than a rated current value of the power conversion circuit.Type: GrantFiled: October 26, 2023Date of Patent: April 7, 2026Assignee: FLOSFIA INC.Inventors: Masahiro Sugimoto, Shinpei Matsuda
-
Patent number: 12453108Abstract: Provided is a semiconductor element including: a multilayer structure including: a conductive substrate; and an oxide semiconductor film arranged directly on the conductive substrate or over the conductive substrate via a different layer, the oxide semiconductor film including an oxide, as a major component, having a corundum structure, the conductive substrate having a larger area than the oxide semiconductor film.Type: GrantFiled: August 5, 2022Date of Patent: October 21, 2025Assignee: FLOSFIA INC.Inventors: Yusuke Matsubara, Osamu Imafuji, Hiroyuki Ando, Hideki Takehara, Takashi Shinohe, Mitsuru Okigawa
-
Patent number: 12432947Abstract: A semiconductor device includes: a semiconductor film including a Schottky junction region and an Ohmic junction region; a Schottky electrode arranged on the Schottky junction region; and an Ohmic electrode arranged on the Ohmic junction region, the Schottky junction region having a first dislocation density, the Ohmic junction region having a second dislocation region, and the first dislocation density being smaller than the second dislocation density.Type: GrantFiled: July 27, 2022Date of Patent: September 30, 2025Assignee: FLOSFIA INC.Inventor: Takayoshi Oshima
-
Patent number: 12408359Abstract: Provided is a semiconductor element including: a multilayer structure including: a conductive substrate; and an oxide semiconductor film arranged directly on the conductive substrate or over the conductive substrate via a different layer, the oxide semiconductor film including an oxide, as a major component, having a corundum structure, the conductive substrate having a larger area than the oxide semiconductor film.Type: GrantFiled: August 5, 2022Date of Patent: September 2, 2025Assignee: FLOSFIA INC.Inventors: Yusuke Matsubara, Osamu Imafuji, Hiroyuki Ando, Hideki Takehara, Takashi Shinohe, Mitsuru Okigawa
-
Patent number: 12289917Abstract: Provided is a semiconductor device in which a leakage current is reduced, the semiconductor device which is particularly useful for power devices. A semiconductor device including at least: an n+-type semiconductor layer, which contains a crystalline oxide semiconductor as a major component; an n?-type semiconductor layer that is placed on the n+-type semiconductor layer, the n?-type semiconductor layer containing a crystalline oxide semiconductor as a major component; a high-resistance layer with at least a part thereof being embedded in the n?-type semiconductor layer, a depth d (?m) of the part embedded in the n?-type semiconductor layer satisfying d?1.4; and a Schottky electrode that forms a Schottky junction with the n?-type semiconductor layer, the Schottky electrode having an edge located on the high-resistance layer.Type: GrantFiled: June 7, 2022Date of Patent: April 29, 2025Assignee: FLOSFIA INC.Inventors: Mitsuru Okigawa, Fujio Okui, Yasushi Higuchi, Koji Amazutsumi, Hidetaka Shibata, Yuji Kato, Atsushi Terai
-
Patent number: 12284822Abstract: There is provided a semiconductor device comprising at least, a crystalline oxide semiconductor layer which has a band gap of 4.5 eV or more; and a field-effect mobility of 10 cm2/V·s or higher.Type: GrantFiled: May 27, 2022Date of Patent: April 22, 2025Assignee: FLOSFIA INC.Inventors: Masahiro Sugimoto, Yasushi Higuchi
-
Patent number: 12195844Abstract: There is provided a thin film manufacturing method which allows both a reduction in the carbon impurity concentration and a high film forming speed, as well as allows separate formation of stable crystal structures. There is provided a method for manufacturing an oxide crystal thin film. The method includes carrying raw material fine particles to a film forming chamber by means of a carrier gas, the raw material fine particles being formed from a raw material solution including water and at least one of a gallium compound and an indium compound, and forming an oxide crystal thin film on a sample on which films are to be formed, the sample being placed in the film forming chamber. At least one of the gallium compound and the indium compound is bromide or iodide.Type: GrantFiled: October 29, 2021Date of Patent: January 14, 2025Assignee: FLOSFIA INC.Inventors: Masaya Oda, Toshimi Hitora
-
Patent number: 12191372Abstract: A crystal that is useful for semiconductor element and a semiconductor element that has enhanced electrical properties are provided. A crystal, including: a corundum structured crystalline oxide, the crystalline oxide including gallium and/or indium, and the crystalline oxide further including a metal of Group 4 of the periodic table. The crystal is used to make a semiconductor element, and the obtained semiconductor element is used to make a semiconductor device such as a power card. Also, the semiconductor element and the semiconductor device are used to make a semiconductor system.Type: GrantFiled: September 23, 2022Date of Patent: January 7, 2025Assignee: FLOSFIA INC.Inventors: Ryohei Kanno, Osamu Imafuji, Kazuyoshi Norimatsu, Yuji Kato
-
Patent number: 12176436Abstract: A semiconductor device including at least one inversion channel region includes an oxide semiconductor film containing a crystal that has a corundum structure at the inversion channel region.Type: GrantFiled: July 11, 2019Date of Patent: December 24, 2024Assignee: FLOSFIA INC.Inventors: Masahiro Sugimoto, Isao Takahashi, Takashi Shinohe
-
Patent number: 12159940Abstract: Provided are a multilayer structure in which crystal defects due to stress concentration in a semiconductor layer caused by an insulator film are prevented and a semiconductor device using the multilayer structure, the multilayer structure and the semiconductor device that are particularly useful for power devices. A multilayer structure in which an insulator film is arranged on a part of a semiconductor film, wherein the semiconductor film has a corundum structure and contains a crystalline oxide semiconductor containing one or two or more metals selected from groups 9 and 13 of the periodic table, and wherein the insulator film has a taper angle of 20° or less.Type: GrantFiled: January 14, 2022Date of Patent: December 3, 2024Assignee: FLOSFIA INC.Inventors: Mitsuru Okigawa, Yasushi Higuchi, Yusuke Matsubara, Osamu Imafuji, Takashi Shinohe
-
Patent number: 12148804Abstract: A semiconductor device with enhanced semiconductor characteristics that is useful for power devices. A semiconductor device, including: an n-type semiconductor layer; one or more p-type semiconductors; an electrode, the one or more p-type semiconductors that are provided between the n-type semiconductor layer and the electrode, and at least a part of the one or more p-type semiconductors is protruded in the electrode.Type: GrantFiled: July 10, 2019Date of Patent: November 19, 2024Assignee: FLOSFIA INC.Inventors: Masahiro Sugimoto, Isao Takahashi, Takashi Shinohe, Koji Amazutsumi
-
Patent number: 12107125Abstract: A first raw material solution containing at least aluminum is atomized to generate first atomized droplets and a second raw material solution containing at least gallium and a dopant is atomized to generate second atomized droplets, and subsequently, the first atomized droplets are carried into a film forming chamber using a first carrier gas and the second atomized droplets are carried into the film forming chamber using a second carrier gas, and then the first atomized droplets and the second atomized droplets are mixed in the film forming chamber, and the mixed atomized droplets are thermally reacted in the vicinity of a surface of the base to form an oxide semiconductor film on the base, the oxide semiconductor film including, as a major component, a metal oxide containing at least aluminum and gallium, wherein the oxide semiconductor film has a mobility of no less than 5 cm2/Vs.Type: GrantFiled: January 12, 2022Date of Patent: October 1, 2024Assignee: FLOSFIA INC.Inventor: Ryohei Kanno
-
Patent number: 12107137Abstract: Provided is a semiconductor device in which a leakage current is reduced, the semiconductor device which is particularly useful for power devices. A semiconductor device including at least: an n+-type semiconductor layer, which contains a crystalline oxide semiconductor as a major component; an n?-type semiconductor layer that is placed on the n+-type semiconductor layer, the n?-type semiconductor layer containing a crystalline oxide semiconductor as a major component; a high-resistance layer with at least a part thereof being embedded in the n?-type semiconductor layer, the high-resistance layer having a bottom surface located at a distance of less than 1.5 ?m from an upper surface of the n+-type semiconductor layer; and a Schottky electrode that forms a Schottky junction with the n?-type semiconductor layer, the Schottky electrode having an edge located on the high-resistance layer.Type: GrantFiled: June 7, 2022Date of Patent: October 1, 2024Assignee: FLOSFIA INC.Inventors: Mitsuru Okigawa, Fujio Okui, Yasushi Higuchi, Koji Amazutsumi, Hidetaka Shibata, Yuji Kato, Atsushi Terai
-
Patent number: 12100760Abstract: A semiconductor device includes an oxide semiconductor film having a corundum structure or containing as a major component gallium oxide or a mixed crystal of gallium oxide, and the semiconductor device is a normally-off semiconductor device with a threshold voltage that is 3V or more.Type: GrantFiled: July 11, 2019Date of Patent: September 24, 2024Assignee: FLOSFIA INC.Inventors: Masahiro Sugimoto, Isao Takahashi, Takashi Shinohe
-
Patent number: 12100769Abstract: An object of the disclosure is to provide a semiconductor device with low-loss and suppressed leakage current, which is particularly useful for power devices. A semiconductor device including a semiconductor layer including an oxide semiconductor having a corundum structure as a main component, and a Schottky electrode including a first electrode layer and a second electrode layer having a higher conductivity than the first electrode layer, wherein an outer edge portion of the second electrode layer is electrically connected to the semiconductor layer at an electrical connection region through the first electrode layer, and an outer edge portion of the first electrode layer is located outside an outer edge portion of the electrical connection region.Type: GrantFiled: May 22, 2020Date of Patent: September 24, 2024Assignee: FLOSFIA INC.Inventor: Mitsuru Okigawa
-
Patent number: 12033869Abstract: In a first aspect of a present inventive subject matter, a method of etching includes etching an object at a temperature that is higher than 200° C. with atomized droplets of an etching liquid.Type: GrantFiled: June 24, 2020Date of Patent: July 9, 2024Assignee: FLOSFIA INC.Inventor: Isao Takahashi
-
Publication number: 20240170285Abstract: Provided is a crystalline oxide film including an oxide of germanium, an area percentage of abnormal grains determined by surface SEM observation being 3% or less.Type: ApplicationFiled: January 29, 2024Publication date: May 23, 2024Applicants: FLOSFIA INC., KYOTO UNIVERSITYInventors: Kentaro KANEKO, Hitoshi TAKANE, Toshimi HITORA
-
Patent number: 11967618Abstract: A crystalline oxide semiconductor film with an enhanced electrical property is provided. By use of a mist CVD apparatus, a crystalline oxide semiconductor film with a corundum structure and a principal plane that is an a-plane or an m-plane was obtained on a crystalline substrate by atomizing a raw-material solution containing a dopant that is an n-type dopant to obtain atomized droplets, carrying the atomized droplets by carrier gas onto the crystalline substrate that is an a-plane corundum-structured crystalline substrate or an m-plane corundum-structured crystalline substrate placed in a film-formation chamber, and the atomized droplets were thermally reacted to form the crystalline oxide semiconductor film on the crystalline substrate.Type: GrantFiled: June 6, 2022Date of Patent: April 23, 2024Assignee: FLOSFIA INC.Inventors: Isao Takahashi, Takashi Shinohe, Rie Tokuda, Masaya Oda, Toshimi Hitora
-
Patent number: 11916103Abstract: A new and useful p-type oxide semiconductor with a wide band gap and an enhanced electrical conductivity and the method of manufacturing the p-type oxide semiconductor are provided. A method of manufacturing a p-type oxide semiconductor including: generating atomized droplets by atomizing a raw material solution containing at least a d-block metal in the periodic table and a metal of Group 13 of the periodic table; carrying the atomized droplets onto a surface of a base by using a carrier gas; causing a thermal reaction of the atomized droplets adjacent to the surface of the base under an atmosphere of oxygen to form the p-type oxide semiconductor on the base.Type: GrantFiled: July 18, 2022Date of Patent: February 27, 2024Assignees: FLOSFIA INC., KYOTO UNIVERSITYInventors: Shizuo Fujita, Kentaro Kaneko, Toshimi Hitora, Tomochika Tanikawa
-
Patent number: 11855135Abstract: An object of the disclosure is to provide a semiconductor device having enhanced adhesion of the electrode while improving the reverse direction breakdown voltage, which is especially useful for power devices. A semiconductor device including a semiconductor layer and an electrode layer provided on the semiconductor layer and including at least a first electrode layer and a second electrode layer provided on the first electrode layer, wherein an outer edge portion of the second electrode layer is located outside an outer edge portion of the first electrode layer, wherein the semiconductor layer includes an electric field relaxation region with a different electrical resistivity from that of the semiconductor layer, and wherein the electric field relaxation region overlaps at least a part of a portion of the second electrode layer located outside the outer edge portion of the first electrode layer in plan view.Type: GrantFiled: October 22, 2021Date of Patent: December 26, 2023Assignee: FLOSFIA INC.Inventors: Mitsuru Okigawa, Hideaki Yanagida, Takashi Shinohe