Abstract: An interface circuit for inclusion in the control signal path of a variable matrix decoder wherein the attack and decay time constants imposed on said control signals may be varied by means of an auxiliary circuit which responds to the total signal level applied to the decoder and to sudden changes thereof, thereby improving the dynamic performance of the variable matrix decoder.