Patents Assigned to Founder Microelectronics International Co., Ltd.
-
Patent number: 9490315Abstract: The invention provides a power semiconductor device and a method of fabricating the same and a cutoff ring. A cutoff ring located at a periphery of an active area of the power semiconductor device is etched forming at least one trench below which an implant area is formed by implanting ions into the trench, and a silicon dioxide dielectric layer covering the trench and a surface of the active area, are formed. Since the ions are implanted into the trench formed by etching the cutoff ring to thereby increase a depth of the implanted ions and a density of the cutoff ring, a width of the cutoff ring can be shortened to thereby address the technical problem of a considerable area of a chip occupied by the cutoff ring and improve a utilization ratio of the area of the chip so as to lower a cost of fabricating the chip.Type: GrantFiled: January 12, 2015Date of Patent: November 8, 2016Assignees: Peking University Founder Group Co., Ltd., Founder Microelectronics International Co., Ltd.Inventors: Li Li, Wanli Ma, Shengzhe Zhao
-
Patent number: 9236469Abstract: The invention discloses a high-voltage LDMOS integrated device, which is interdigitally structured in a plan view and which including: a first area corresponding to a source fingertip area, wherein a first sectional structure of the first area particularly includes: a first drain; and a first longitudinal voltage-withstanding buffer layer located below the first drain and consisted of a first deep N-well and a first low-voltage N-well, wherein the first low-voltage N-well is located in the first deep-N well, and the first deep-N well is located in a P-type substrate; and a second area non-overlapping with the first area, wherein a second sectional structure of the second area particularly includes: a second drain; and a second longitudinal voltage-withstanding buffer layer located below the second drain and consisted of a second deep N-well and a second low-voltage N-well.Type: GrantFiled: November 26, 2013Date of Patent: January 12, 2016Assignees: Peking University Founder Group Co., LTD., Founder Microelectronics International Co., LTD.Inventors: Guangran Pan, Jincheng Shi, Zhenjie Gao, Yan Wen
-
Patent number: 9190280Abstract: A method for manufacturing a semiconductor device including: preparing a semiconductor substrate with a gate oxide layer on the top thereof; depositing a polycrystalline silicon layer on the top of the semiconductor substrate; depositing a protection layer overlying the top of the polycrystalline silicon layer; etching the protection layer and the polycrystalline silicon layer to form a gate body block; forming an oxide layer overlying the gate body block and the semiconductor substrate; polishing the oxide layer through Chemical Mechanical Polishing (CMP) until the top of the gate body block; removing the protection layer on the top of the gate body block; and forming a metal silicide layer on the gate body block.Type: GrantFiled: December 4, 2013Date of Patent: November 17, 2015Assignees: PEKING UNIVERSITY FOUNDER GROUP CO., LTD., FOUNDER MICROELECTRONICS INTERNATIONAL CO., LTD.Inventor: Zhengfeng Wen
-
Patent number: 9136127Abstract: The invention discloses a method of fabricating a GOI silicon wafer, a GOI silicon wafer, and a method of GOI detection on the fabricated GOI silicon wafer, where the method of fabricating a GOI silicon wafer includes: in a process of fabricating a trench-type VDMOS, after a trench is formed and a gate oxide layer is grown, a poly-silicon layer is grown; and after the poly-silicon layer is grown, a mask of a metal layer is aligned with a silicon substrate with the poly-silicon layer grown, where the mask of the metal layer is a mask used in formation of the metal layer in the process of fabricating the VDMOS; and at least one pattern for GOI detection is formed on the silicon substrate with the poly-silicon layer grown, through the aligned mask of the metal layer in a photo-lithography to form a GOI silicon wafer.Type: GrantFiled: November 29, 2013Date of Patent: September 15, 2015Assignees: PEKING UNIVERSITY FOUNDER GROUP CO., LTD., FOUNDER MICROELECTRONICS INTERNATIONAL CO., LTD.Inventors: Wanli Ma, Wenkui Zhao
-
Patent number: 9018049Abstract: A method for manufacturing an IGBT includes: forming oxide layers on the surfaces of the front and the back of an N-type substrate; forming a buffer layer in the surface of the back of the N-type substrate; forming protection layers on the surfaces of the oxide layers; removing the protection layer and the oxide layer overlying the front of the N-type substrate while reserving the oxide layer and the protection layer on the back of the N-type substrate for protection of the back of the N-type substrate; forming a front IGBT structure and applying a protection film on the surface of the front IGBT structure for protection of the front IGBT structure; removing the protection layer and the oxide layer overlying the back of the N-type substrate; forming a back IGBT structure and a back metal layer; and removing the protection film overlying the surface of the front IGBT structure.Type: GrantFiled: November 29, 2013Date of Patent: April 28, 2015Assignees: Peking University Founder Group Co., Ltd., Founder Microelectronics International Co., Ltd.Inventor: Guangran Pan
-
Patent number: 8975194Abstract: Disclosed a method for manufacturing an oxide layer, applicable to a manufacture procedure of a field oxide layer of a CMOS transistor in the field of semiconductor manufacturing, the method includes: injecting a first gas satisfying a first predetermined condition into a processing furnace in which a first CMOS transistor semi-finished product formed with an N-well and a P-well is placed, and dry-oxidizing the first CMOS transistor semi-finished product into a second CMOS transistor semi-finished product; and injecting a second gas satisfying a second predetermined condition different from the first predetermined condition into the processing furnace, and wet-oxidizing the second CMOS transistor semi-finished product into a third CMOS transistor semi-finished product.Type: GrantFiled: November 13, 2013Date of Patent: March 10, 2015Assignees: Peking University Founder Group Co., Ltd., Founder Microelectronics International Co., Ltd.Inventor: Jinyuan Chen
-
Publication number: 20150037969Abstract: A method for manufacturing a semiconductor device including: preparing a semiconductor substrate with a gate oxide layer on the top thereof; depositing a polycrystalline silicon layer on the top of the semiconductor substrate; depositing a protection layer overlying the top of the polycrystalline silicon layer; etching the protection layer and the polycrystalline silicon layer to form a gate body block; forming an oxide layer overlying the gate body block and the semiconductor substrate; polishing the oxide layer through Chemical Mechanical Polishing (CMP) until the top of the gate body block; removing the protection layer on the top of the gate body block; and forming a metal silicide layer on the gate body block.Type: ApplicationFiled: December 4, 2013Publication date: February 5, 2015Applicants: Founder Microelectronics International Co., Ltd., Peking University Founder Group Co., Ltd.Inventor: Zhengfeng WEN
-
Publication number: 20150031174Abstract: A method for manufacturing an IGBT includes: forming oxide layers on the surfaces of the front and the back of an N-type substrate; forming a buffer layer in the surface of the back of the N-type substrate; forming protection layers on the surfaces of the oxide layers; removing the protection layer and the oxide layer overlying the front of the N-type substrate while reserving the oxide layer and the protection layer on the back of the N-type substrate for protection of the back of the N-type substrate; forming a front IGBT structure and applying a protection film on the surface of the front IGBT structure for protection of the front IGBT structure; removing the protection layer and the oxide layer overlying the back of the N-type substrate; forming a back IGBT structure and a back metal layer; and removing the protection film overlying the surface of the front IGBT structure.Type: ApplicationFiled: November 29, 2013Publication date: January 29, 2015Applicants: Founder Microelectronics International Co., Ltd., Peking University Founder Group Co., Ltd.Inventor: Guangran Pan
-
Publication number: 20150021735Abstract: The invention provides a semiconductor device and a method of manufacturing the same. The inventive method includes: 1) forming a pad oxide layer on a substrate; 2) forming on the pad oxide layer a barrier layer with an isolation region pattern exposing the surface of the pad oxide layer; 3) injecting ions so that the ions enter the substrate through the surface of the pad oxide layer exposed by the isolation region pattern; 4) performing heat treatment the substrate to transversely diffuse the ions in the substrate to form an ion injection layer; 5) etching the pad oxide layer and the ion injection layer using the barrier layer with the isolation region pattern as a mask to form a shallow trench isolation region on the substrate; and 6) forming a field oxide layer in the shallow trench isolation region of the substrate.Type: ApplicationFiled: November 27, 2013Publication date: January 22, 2015Applicants: Founder Microelectronics International Co., Ltd, PEKING UNIVERSITY FOUNDER GROUP CO., LTD.Inventor: Zhengfeng WEN
-
Publication number: 20140209906Abstract: The invention discloses a method of fabricating a GOI silicon wafer, a GOI silicon wafer, and a method of GOI detection on the fabricated GOI silicon wafer, where the method of fabricating a GOI silicon wafer includes: in a process of fabricating a trench-type VDMOS, after a trench is formed and a gate oxide layer is grown, a poly-silicon layer is grown; and after the poly-silicon layer is grown, a mask of a metal layer is aligned with a silicon substrate with the poly-silicon layer grown, where the mask of the metal layer is a mask used in formation of the metal layer in the process of fabricating the VDMOS; and at least one pattern for GOI detection is formed on the silicon substrate with the poly-silicon layer grown, through the aligned mask of the metal layer in a photo-lithography to form a GOI silicon wafer.Type: ApplicationFiled: November 29, 2013Publication date: July 31, 2014Applicants: Founder Microelectronics International Co., Ltd., Peking University Founder Group Co. Ltd.Inventors: Wanli Ma, Wenkui Zhao
-
Publication number: 20140167158Abstract: The invention relates to the field of fabricating a semiconductor integrated circuit and particularly to an integrated device and a method for fabricating the integrated device in order to address the problem that a drift area is fabricated on an epitaxial layer but the application scope of the LDMOS is limited due to the costly process of fabricating the epitaxial layer. An integrated device of an nLDMOS and a pLDMOS according to an embodiment of the invention includes a substrate and further includes an nLDMOS and a pLDMOS, where the nLDMOS and the pLDMOS are located in the substrate. The nLDMOS and the pLDMOS is located in the substrate without any epitaxial layer, thereby lowering the fabrication cost and extending the application scope.Type: ApplicationFiled: November 27, 2013Publication date: June 19, 2014Applicants: FOUNDER MICROELECTRONICS INTERNATIONAL CO., LTD., PEKING UNIVERSITY FOUNDER GROUP CO., LTD.Inventors: Guangran PAN, Yan WEN, Jincheng SHI, Zhenjie GAO
-
Publication number: 20140145262Abstract: The invention discloses a high-voltage LDMOS integrated device, which is interdigitally structured in a plan view and which including: a first area corresponding to a source fingertip area, wherein a first sectional structure of the first area particularly includes: a first drain; and a first longitudinal voltage-withstanding buffer layer located below the first drain and consisted of a first deep N-well and a first low-voltage N-well, wherein the first low-voltage N-well is located in the first deep-N well, and the first deep-N well is located in a P-type substrate; and a second area non-overlapping with the first area, wherein a second sectional structure of the second area particularly includes: a second drain; and a second longitudinal voltage-withstanding buffer layer located below the second drain and consisted of a second deep N-well and a second low-voltage N-well.Type: ApplicationFiled: November 26, 2013Publication date: May 29, 2014Applicants: Founder Microelectronics International Co., Ltd., Peking University Founder Group Co., Ltd.Inventors: Guangran Pan, Jincheng Shi, Zhenjie Gao, Yan Wen
-
Publication number: 20140134850Abstract: Disclosed a method for manufacturing an oxide layer, applicable to a manufacture procedure of a field oxide layer of a CMOS transistor in the field of semiconductor manufacturing, the method includes: injecting a first gas satisfying a first predetermined condition into a processing furnace in which a first CMOS transistor semi-finished product formed with an N-well and a P-well is placed, and dry-oxidizing the first CMOS transistor semi-finished product into a second CMOS transistor semi-finished product; and injecting a second gas satisfying a second predetermined condition different from the first predetermined condition into the processing furnace, and wet-oxidizing the second CMOS transistor semi-finished product into a third CMOS transistor semi-finished product.Type: ApplicationFiled: November 13, 2013Publication date: May 15, 2014Applicants: Founder Microelectronics International Co., Ltd., Peking University Founder Group Co., Ltd.Inventor: Jinyuan CHEN
-
Patent number: 8722483Abstract: The invention discloses a method for manufacturing a dual-layer polysilicon gate. The method includes: depositing silicon nitride on silicon oxide of an integrated circuit to be processed; performing anisotropic etching on the silicon nitride to form sidewalls of silicon nitride on sidewalls of a first layer of polysilicon gate of the integrated circuit to be processed; manufacturing a second layer of polysilicon gate; and rinsing the sidewalls of silicon nitride.Type: GrantFiled: December 28, 2012Date of Patent: May 13, 2014Assignees: Peking University Founder Group Co., Ltd., Founder Microelectronics International Co., Ltd.Inventor: Guangran Pan
-
Publication number: 20130187254Abstract: A fabrication method for thickening pad metal layers comprises: growing a first metal layer on a silicon substrate; etching the first metal layer to obtain a metal wire comprising a metal fuse and a pad; growing a passivation layer on the metal wire; etching the passivation layer to obtain a first window to expose a pad area; growing a second metal layer on the passivation layer having the first window; etching the second metal layer to obtain a metal layer covering the pad area only and expose the passivation layer outside the pad area; and etching the passivation layer outside the pad area to obtain a second window to expose a metal fuse area.Type: ApplicationFiled: December 28, 2012Publication date: July 25, 2013Applicants: FOUNDER MICROELECTRONICS INTERNATIONAL CO., LTD., PEKING UNIVERSITY FOUNDER GROUP CO., LTD.Inventors: Peking University Founder Group Co., Ltd., Founder Microelectronics International Co., Ltd.
-
Publication number: 20130183821Abstract: The invention discloses a method for manufacturing a dual-layer polysilicon gate. The method includes: depositing silicon nitride on silicon oxide of an integrated circuit to be processed; performing anisotropic etching on the silicon nitride to form sidewalls of silicon nitride on sidewalls of a first layer of polysilicon gate of the integrated circuit to be processed; manufacturing a second layer of polysilicon gate; and rinsing the sidewalls of silicon nitride.Type: ApplicationFiled: December 28, 2012Publication date: July 18, 2013Applicants: Founder Microelectronics International Co., Ltd., PEKING UNIVERSITY FOUNDER GROUP CO., LTD.Inventors: Peking University Founder Group Co., Ltd., Founder Microelectronics International Co., Ltd.