Abstract: A parallel packet processing queueing architecture and method are described. A packet is divided up into cells. A first or start processor queue is selected for the first cell. The following cells of the packet are then placed in the queues in a predetermined order. An example of a predetermined order is placing the cells in consecutive processor queues modulo (the number of processor queues) after the start processor. Such a predetermined order is illustrated in the context of a per Cell Contiguous Queueing (CCQ) architecture. The architecture provides benefits of alleviating the pre-processing and post-processing buffering burdens and decreasing the amount of information required for reassembly of the packet.
Type:
Grant
Filed:
October 11, 2002
Date of Patent:
January 8, 2008
Assignee:
Greenfield Networks, Inc.
Inventors:
Harish Devanagondi, Nicholas Bambos, Harish Belur, Richard Heaton, Majid Torabi
Abstract: The disclosure describes implementations for accessing in parallel a plurality of banks across a plurality of DRAM devices. These implementations are suited for operation within a parallel packet processor. A data word in partitioned into data segments which are stored in the plurality of banks in accordance with an access scheme that hides pre-charging of rows behind data transfers. A storage distribution control module is communicatively coupled to a memory comprising a plurality of storage request queues, and a retrieval control module is communicatively coupled to a memory comprising a plurality of retrieval request queues. In one example, each request queue may be implemented as a first-in-first-out (FIFO) memory buffer. The plurality of storage request queues are subdivided into sets as are the plurality of retrieval queues. Each is set is associated with a respective DRAM device.
Type:
Grant
Filed:
December 10, 2003
Date of Patent:
November 13, 2007
Assignee:
Greenfield Networks, Inc.
Inventors:
Ramesh Yarlagadda, Shwetal Desai, Harish R. Devanagondi
Abstract: An architecture for a multi-port switching device is described having a very regular structure that lends itself to scaling for performance speed and a high level of integration. The distribution of packet data internal to the chip is described as using a cell-based TDM packet transport configuration such as a ring. Similarly, a method of memory allocation in a transmit buffer of each port allows for reassembly of the cells of a packet for storage in a contiguous manner in a queue. Each port includes multiple queues. The destination queue and port for a packet is identified in a multi-bit destination map that is prepended to the start cell of the packet and used by a port to identify packets destined for it. The architecture is useful for a single-chip multi-port Ethernet switch where each of the ports is capable of 10 Gbps data rates.
Type:
Grant
Filed:
November 3, 2003
Date of Patent:
October 30, 2007
Assignee:
Greenfield Networks, Inc.
Inventors:
Harish R. Devanagondi, Harish P. Belur, Brian A. Petersen