Abstract: A system and method for multi-rate synchronization of a digital sensor that provides a digital sensor output signal and a processor arrangement that processes the digital sensor output signal according to a processing algorithm and that provides a processor output signal, including operating the digital sensor to provide the digital sensor output signal with a first sample rate, and operating the processor arrangement to provide a processor output signal with a second sample rate. The second sample rate is an integer multiple of the first sample rate.