Abstract: Disclosed are circuit and method for width measurement of digital pulse signals. The circuit comprises: a sample clock, used to drive all registers in the circuit; an edge detection and interrupt control unit, used to detect a rising edge and a falling edge of a pulse signal on an input pin Input to control signal collection; an integer encoding unit comprising a counter and registers and used to measure an integer part ? of the width of a high or low level on the input pin Input with one period 1/f of the sample clock as a reference unit; a signal capture chain, used to sample an output level of each delay cell DLL; a decimal encoding unit, used to find out and record the propagation position of the pulse edge on the signal capture chain; and a calibration control unit, used to perform calibration.
Abstract: A circuit, for generating ultrahigh-precision digital pulse signals comprises: a pulse edge control circuit used for delaying a signal on an input pin and accurately controlling positions of a rising edge and a falling edge of the pulse signal to accurately control the width of pulses and generate ultrahigh-precision pulses; a static calibration circuit used for calculating step size information representing the relationship between a work clock period of a system and a delay of delay cells in the pulse edge control circuit when the system is powered on to work, and storing the step size information, wherein the step size information is the number of delay cells through which the signal is propagated and passes within one system clock period; and a dynamic calibration circuit used for dynamically calculating step size information when a rising edge or a falling edge of each pulse in the input pin arrives.
Abstract: Disclosed are circuit and method for width measurement of digital pulse signals. The circuit comprises: a sample clock, used to drive all registers in the circuit; an edge detection and interrupt control unit, used to detect a rising edge and a falling edge of a pulse signal on an input pin Input to control signal collection; an integer encoding unit comprising a counter and registers and used to measure an integer part ? of the width of a high or low level on the input pin Input with one period 1/f of the sample clock as a reference unit; a signal capture chain, used to sample an output level of each delay cell DLL; a decimal encoding unit, used to find out and record the propagation position of the pulse edge on the signal capture chain; and a calibration control unit, used to perform calibration.
Abstract: A circuit, for generating ultrahigh-precision digital pulse signals, comprises: a pulse edge control circuit used for delaying a signal on an input pin and accurately controlling positions of a rising edge and a falling edge of the pulse signal to accurately control the width of pulses and generate ultrahigh-precision pulses; a static calibration circuit used for calculating step size information representing the relationship between a work clock period of a system and a delay of delay cells in the pulse edge control circuit when the system is powered on to work, and storing the step size information, wherein the step size information is the number of delay cells through which the signal is propagated and passes within one system clock period; and a dynamic calibration circuit used for dynamically calculating step size information when a rising edge or a falling edge of each pulse in the input pin arrives.